UI-Timer: An Ultra-Fast Clock Network Pessimism Removal Algorithm

Tsung-Wei Huang*, Pei-Ci Wu†, and Martin D. F. Wong‡

Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, IL, USA

twh760812@gmail.com, †peiciwu@gmail.com, ‡mdfwong@illinois.edu

Abstract—The recent TAU computer-aided design (CAD) contest has aimed to seek novel ideas for accurate and fast clock network pessimism removal (CNPR). Unnecessary pessimism forces the static-timing analysis (STA) tool to report worse violation than the true timing properties owned by physical circuits, thereby misleading signoff timing into a lower clock frequency at which circuits can operate than actual silicon implementations. Therefore, we introduce in this paper UI-Timer, a powerful CNPR algorithm which achieves exact accuracy and ultra-fast runtime. Unlike existing approaches which are dominated by explicit path search, UI-Timer proves that by implicit path representation the amount of search effort can be significantly reduced. Our timer is superior in both space and time saving, from which memory storage and important timing quantities are available in constant space and constant time per path during the search. Experimental results on industrial benchmarks released from TAU 2014 CAD contest have justified that UI-Timer achieved the best result in terms of accuracy and runtime over all participating timers.

I. INTRODUCTION

The lack of accurate and fast algorithms for clock network pessimism removal (CNPR) has been recently pointed out as a major weakness of existing static-timing analysis (STA) tools [10]. Conventional STA tools rely on conservative dual-mode operations to estimate early-late and late-early path slacks [7]. This mechanism, however, imposes unnecessary pessimism due to the consideration of delay variation along common segments of clock paths, as illustrated in Figure 1. Unnecessary pessimism may lead to tests being marked as failing whereas in actuality they should be passing. Thus designers and optimization tools might be misled into an over-pessimistic timing report. Therefore, the goal of this paper is to identify and eliminate unwanted pessimism during STA so as to prevent true timing properties of circuits from being skewed.

Figure 1. Clock network pessimism incurs in the common path between the launching clock path and the capturing clock path.

The importance and impact of CNPR are demonstrated in Figure 2. It is observed that the number of failing tests was reduced from 642 to less than half after the pessimism was removed. Unwanted pessimism might force designers and optimization tools to waste a significant yet unnecessary amount of efforts on fixing paths that meet the intended clock frequency. Such a problem becomes even critical when design comes to deep submicron era where data paths are shorter, clocks are faster, and clock networks are longer to accommodate larger and complex chips. Moreover, without pessimism removal designers and CAD tools are no longer guaranteed to support legal turnaround for timing-specific improvements, which dramatically degrades the productivity. At worst, signoff timing analyzer gives rise to the issue of “leaving performance on the table” and concludes a lower frequency at which the circuits can operate than their actual silicon implementations [14].

State-of-the-art CNPR algorithms are dominated by straightforward path-based methodology [6], [9], [12], [14]. Critical paths are identified without considering the pessimism first. Then for each path the common segment is found by a simple walk through the corresponding launching clock path and capturing clock path. Finally, slack of each path is adjusted by the amount of pessimism on the common segment. The real challenge is the amount of pessimism that needs to be removed is path-specific. The most critical path prior to pessimism removal is not necessarily reflective of the true counterpart (see the data-point line in Figure 2), revealing a potential drawback that path-based methodology has the worst-case performance of exhaustive search space in peeling the true critical paths. Accordingly, prior works are usually too slow to handle complex designs and unable to always identify the true critical path exactly.

In this paper we introduce UI-Timer, a powerful CNPR algorithm which achieves exact accuracy, ultra-fast runtime, and low memory requirement. Our contributions are summarized as follows: 1) We introduce a theoretical framework that maps the CNPR problem to a graph search formulation. The mapping allows the true critical path to be directly identified through our search space, rather than the time-consuming yet commonly-applied strategy which interleaves the search between slack computation and pessimism retrieval. 2) Unlike predominant explicit path search, we represent the path implicitly using two efficient and compact data structures, namely suffix tree and prefix tree, and yield a significant saving in both search space and search time. 3) The effectiveness and efficiency of our timer have been verified by TAU 2014 CAD contest [1], [10]. Comparatively, UI-Timer confers a high degree of differential over all participating timers in terms of accuracy and runtime.
II. STATIC TIMING ANALYSIS

STA is a method of verifying expected timing characteristics of a circuit. The dual-mode or early-late timing model is the most popular convention because it accounts for various within-chip variations such as temperature fluctuations and voltage drops [7]. The earliest and latest timing instants that a signal reaches are quantified as earliest and latest arrival time (at), while the limits imposed on a circuit node for proper logic operations are quantified as earliest and latest required arrival time (rat). The verification of timing at a circuit node is determined by the largest difference or worst slack between the required arrival time and signal arrival time. In this paper, we focus on two primary types of timing verification – hold test and setup test for a specified flip-flop (FF). Considering a hold test or setup test t, the following equations are applied for STA [1]:

\[ r_{at}^{early} = a_{t}^{late} + T_{\text{hold}}, \quad r_{at}^{late} = a_{t}^{early} + T_{\text{clk}} - T_{\text{setup}} \]

\[ \text{slack}_{\text{worst}}^{hold} = a_{d}^{early} - r_{at}^{early}, \quad \text{slack}_{\text{setup}}^{setup} = r_{at}^{late} - a_{d}^{late} \]

Notice that \( T_{\text{clk}} \) is the clock period, \( T_{\text{hold}} \) and \( T_{\text{setup}} \) are values of hold and setup constraints, and \( a \) and \( o \) are respectively the clock pin and the data pin of the testing FF. In general, the best-case fast condition is critical for hold test and the worst-case slow condition is critical for setup test. For a data path feeding the testing FF, a positive slack means the required arrival time is satisfied and a negative slack means the required arrival time is in a violation.

Consider a sample circuit in Figure 3, where two data paths feed a common FF. Numbers enclosed within parentheses denote the earliest and latest delay of a circuit node. Assuming all wire delays and arrival times of primary inputs are zero, we perform the setup test on FF3. The latest required arrival time of FF3 is obtained by subtracting the values of clock period plus the earliest arrival time at the clock pin of FF3 from the value of setup constraint, which is equal to \((20 + (20 + 10 + 10)) - 30 = 130\). The respective latest arrival times of data path 1 and data path 2 at the data pin of FF3 are 25 + 40 + 40 = 145 and 25 + 45 + 40 = 160. Using equation (2), the slack of data path 1 and data path 2 are 130 - 145 = -15 (failing) and 130 - 160 = -30 (failing), respectively.

III. CLOCK NETWORK PESSIMISM REMOVAL

The dual-mode split-timing analysis has greatly enabled timers to effectively account for any within-chip variation effects. However, the dual-mode analysis inherently embeds unnecessary pessimism, which results in an over-conservative design. The slack of data path 1 in Figure 3 for example. The pessimism arises with buffer B1 since it was accounted for both earliest and latest delays at the same time which is physically impossible. In general, the pessimism of two circuit nodes appears in the common path from the clock source to the the closest point to which the two nodes converge through upstream traversal. Such point is also referred to as clock reconverging node. The true timing without pessimism can be obtained by adding the final slack to a credit which is defined as follows [1]:

\[ \text{credit}_{\text{early}}^{hold} = a_{t}^{late} - a_{t}^{early} \]

\[ \text{credit}_{\text{early}}^{setup} = a_{t}^{late} - a_{t}^{early} - (a_{t}^{late} - a_{t}^{early}) \]

Notice that \( r \) is the clock source and \( p \) is the clock reconverging node of nodes \( u \) and \( v \). Since setup test compares the data point against the clock point in the subsequent clock cycle, the credit rules out the arrival time at the clock source [1]. The slack prior to common-path-pessimism removal (CPPR) is referred to as pre-CPPR slack or post-CPPR slack otherwise. For the same instance in Figure 3, the credits of data path 1 and data path 2 for setup test are respectively 5 and 40, which in turn tell their true slacks being \(-15 + 5 = -10\) (failing) and \(-30 + 40 = 10\) (passing). A key observation here is that the most critical pre-CPPR slack (data path 2) is not necessarily reflective of the true critical path (data path 1). Analyzing the single-most critical path during CPPR is obviously insufficient. In practice, reporting a number of ordered critical paths for a given test rather than merely the single-most critical one is relatively necessary and important.

IV. PROBLEM FORMULATION

The circuit network is input as a directed-acyclic graph (DAG) \( G = \{V, E\} \). \( V \) is the node set with \( n \) nodes which specify pins of circuit elements (e.g., primary IO, logic gates, FFs, etc.). \( E \) is the edge set with \( m \) edges which specify pin-to-pin connections. Each primary input, i.e., the node with zero indegree, is assigned by an earliest arrival time and a latest arrival time. Each edge \( e \) or \( e_{\text{start}} \), is directed from its tail node \( u \) to head node \( v \) and is associated with a dual tuple of earliest delay \( delay_{early} \) and latest delay \( delay_{late} \).

A path is an ordered sequence of nodes \( \langle v_1, v_2, \ldots, v_n \rangle \) or edges \( \langle e_1, e_2, \ldots, e_n \rangle \) and the path delay is the sum of delays through all edges. In this paper, we are in particular emphasizing on the data path, which is defined as a path from the clock source pin of an FF to the data pin of another FF. The arrival time of a data path is the sum of its path delay and arrival time from where this data path originates. The clock tree is a subgraph of \( G \) which distributes the clock signal with clock period \( T_{\text{clk}} \) from the tree root \( r \) to all the sequential elements that need it. A test is defined with respect to an FF as either a hold check or setup check to verify the timing relationship between the clock pin and the data pin of the FF, so that the hold requirement \( T_{\text{hold}} \) or setup requirement \( T_{\text{setup}} \) is met. We refer to the testing FF as destination FF and those FFs having data paths feeding the destination FF as source FFs. Using the above knowledge, the CNPR problem is formulated as follows:

**Objective:** Given a circuit network \( G \) and a hold or setup test \( t \) as well as a positive integer \( k \), the goal is to identify the top \( k \) critical paths (i.e., data paths that are failing for the test) from source FFs to the destination FF in ascending order of post-CPPR slack.

V. ALGORITHM

The overall algorithm of UI-Timer is presented in Algorithm 1. It consists of two stages: lookup table preprocessing and pessimism-free path search. The goal of the first stage is to tabulate the common path information for quick lookup of credit, while the goal in the
second stage is to identify the top-k critical paths in a pessimism-
free graph derived from a given test. We shall detail in this section
each stage in bottom-up fashion.

Algorithm 1: UI-Timer(t, k)
Input: test t, path count k
Output: solution set $\Psi$ of the top-k critical paths
1 BuildCreditLookupTable();
2 $G_p \leftarrow$ pessimism-free graph for the test t;
3 $\Psi \leftarrow$ GetCriticalPath($G_p$source, $G_p$destination, k);
4 return $\Psi$;

A. Lookup Table Preprocessing
In graph theory, the clock reconverging node of two nodes in the
clock tree is equivalent to the lowest common ancestor (LCA) of the
two nodes. The arrival time information of each node in the clock
tree can be precomputed and therefore the credit of two nodes can be
obtained immediately once their LCA is known. Many state-of-the-
art LCA algorithms have been invented over the last decades. The
table-lookup algorithm by [5] is employed as our LCA engine due
to its simplicity and efficiency. For a given clock tree, we build three
tables as follows:

- The Euler table $E$ records the identifiers of nodes in the Euler
tour of the clock tree; $E[i]$ is the identifier of $i^{th}$ visited node.
- The level table $L$ records the levels of nodes visited in the Euler
tour; $L[i]$ is the level of node $E[i]$.
- The occurrence table $H[v]$ records the index of the first occurrence
of node $v$ in array $E$.

As a result, the LCA of a node pair $(u, v)$ is the node situated
on the smallest level between the first occurrence of $u$ and the first occurrence of $v$. We have the following lemma:

Lemma 1: Denoting the index of the node with the smallest level
between the index $a$ and $b$ in the level table $L$ as $\text{MinL}(a, b)$, the
LCA of a given node pair $(u, v)$ is $E[\text{MinL}(H[u], H[v])]$.

Algorithm 2: BuildCreditLookupTable($G$)
Input: circuit network $G$
1 Build tables $E$, $L$, $H$, and $M$ in Algorithm 2.
2 Tables $E$, $L$, and $H$ can be built using depth-first
search starting at the root of the clock tree (line 1), while table $M$
is fulfilled via bottom-up dynamic programming (line 2:16). Using
these tables as infrastructure, the credit of two given nodes in the
clock tree can be retrieved in constant time by Algorithm 3.

The procedure of building tables $E$, $L$, $H$, and $M$ is presented
in Algorithm 2. Tables $E$, $L$, and $H$ can be built using depth-first
search starting at the root $r$ of the clock tree (line 1), while table $M$
is fulfilled via bottom-up dynamic programming (line 2:16). Using
these tables as infrastructure, the credit of two given nodes in the
clock tree can be retrieved in constant time by Algorithm 3. The
LCA of the two given nodes is found first (line 1:12). Then for the
hold test, the credit is returned as the difference between the latest
arrival time and the earliest arrival time at the LCA (line 14:15).
For the test which performs timing check in the subsequent clock
cycle, the credit excludes the arrival time at the clock source
(line 16:18). We conclude the lookup table preprocessing by theorem 1.

Algorithm 2: BuildCreditLookupTable($G$)
Input: circuit network $G$
1 Build tables $E$, $L$, $H$, and $M$ in Algorithm 2.
2 Tables $E$, $L$, and $H$ can be built using depth-first
search starting at the root $r$ of the clock tree (line 1), while table $M$
is fulfilled via bottom-up dynamic programming (line 2:16). Using
these tables as infrastructure, the credit of two given nodes in the
clock tree can be retrieved in constant time by Algorithm 3. The
LCA of the two given nodes is found first (line 1:12). Then for the
hold test, the credit is returned as the difference between the latest
arrival time and the earliest arrival time at the LCA (line 14:15).
For the test which performs timing check in the subsequent clock
cycle, the credit excludes the arrival time at the clock source
(line 16:18). We conclude the lookup table preprocessing by theorem 1.

Theorem 1: UI-Timer builds lookup tables $E$, $L$, $H$, and $M$ in
$O(n\log n)$ space and $O(n\log n + m)$ time. Using these lookup tables,
Algorithm 3: GetCredit(u, v)

Input: nodes u and v
1. if u or v is not a node of the clock tree then
2. return 0;
3. if H[u] > H[v] then
4. swap(u, v)
5. end
6. c ← |log(H[u] − H[v] + 1)|
7. if L(M[H[u]]ci) < |L(M[H[v]]2c + 1)|c then
8. lca ← E[M[H[u]]c];
9. else
10. lca ← E[M[H[v]]2c + 1];
11. end
12. if hold test then
13. return at[e]ca − at[e]early;
14. else
15. r ← root of the clock tree;
16. return at[e]ca − at[e]early − (at[r]e − at[r]early);
17. end
18. end

the credit of two given nodes in the clock tree can be retrieved in O(1) time.

B. Formulation of Pessimism-Free Graph

In the course of hold or setup check, the required arrival time of the destination FF and the amount of pessimism between each source FF and the destination FF remain fixed regardless of which data path is being considered. Precisely speaking, the way data paths passing through plays the most vital role in determining the final slack values. In order to facilitate the path search without interlacing between slack computation and pessimism retrieval, we construct a pessimism-free graph Gp = {Vp, Ep} for a given test t as follows:

Rule #1: We designate the data pin d of the destination FF the destination node and artificially create a source node s and connect it to the clock pin i of each source FF. Denoting the set of artificial edges as Es, we have Vp = V U {s} and Ep = E U Es.

Rule #2: We associate 1) offset weight with each artificial edge and 2) delay weight with each ordinary circuit connection as follows:

- \( \forall e_{s \rightarrow i} \in Es, w_{e_{s \rightarrow i}}^{\text{hold}} = \text{credit}_{e_{s \rightarrow i}}^{\text{hold}} - \text{rat}_{i}^{\text{early}} + \text{at}_{i}^{\text{early}}. \)
- \( \forall e_{s \rightarrow i} \in Es, w_{e_{s \rightarrow i}}^{\text{setup}} = \text{credit}_{e_{s \rightarrow i}}^{\text{setup}} + \text{rat}_{i}^{\text{late}} - \text{at}_{i}^{\text{late}}. \)
- \( \forall e \in E, w_{e}^{\text{hold}} = \text{delay}_{e}^{\text{early}}. \)
- \( \forall e \in E, w_{e}^{\text{setup}} = -\text{delay}_{e}^{\text{late}}. \)

An example of pessimism-free graph is shown in Figure 6. The intuition is to separate out the constant portion of the post-CPPR slack by an artificial edge such that the search procedure can focus on the rest portion which is totally depending on the way data paths passing through. It is clear that the cost of any source-destination path (i.e., sum of all edge weights) in the pessimism-free graph is equivalent to post-CPPR slack of the corresponding data path which is obtained by removing the artificial edge. This crucial fact is highlighted in the following theorem:

Theorem 2: The cost of each source-destination path in the pessimism-free graph Gp is equal to the post-CPPR slack of the corresponding data path.

On the basis of theorem 2, the problem of identifying the top-k critical paths for a given test is similar to the path ranking problem applied to the pessimism-free graph. A number of state-of-the-art algorithms for path ranking have been proposed over the past years [3], [8], [11], [13]. The best time complexity acquired to date is \( O(m + n \log n + k) \) from the well-known Eppstein’s algorithm [8]. However, it relies on sophisticated implementation of heap tree which results in little practical interests. Moreover, most existing approaches are developed for general graphs and lack a compact and efficient specialization to certain graphs such as the directed-acyclic circuit network. We shall discuss in the following sections the key contribution of UI-Timer in resolving these deficiencies.

C. Implicit Representation of Data Path

Although explicit path representation is the major pursuit of existing approaches, the inherent restriction makes it difficult to devise efficient algorithms with satisfactory space and time complexities [9], [12]. UI-Timer performs implicit path representation instead, yielding significant improvements on memory usage and runtime performance. While the spirit is similar to [8], our algorithm differs in exploring a more compact and efficient way to implicit path search and explicit path recovery. We introduce the following definitions:

Definition 1 – Suffix Tree: Given a pessimism-free graph, the suffix tree refers to the successor order obtained from the shortest path tree Td rooted at the destination node.

Definition 2 – Prefix Tree: The prefix tree is a tree order of non-suffix-tree edges such that each node implicitly represents a path with prefix from its parent path deviated on the corresponding edge and suffix followed from the suffix tree. The root which is artificially associated with a null edge refers to the shortest path in Td. Table I lists the data field to which we apply for each node.

<table>
<thead>
<tr>
<th>TABLE I</th>
<th>DATA FIELD OF A PREFIX TREE NODE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Member</td>
<td>Definition</td>
</tr>
<tr>
<td>p</td>
<td>pointer to the parent node</td>
</tr>
<tr>
<td>e</td>
<td>deviation edge</td>
</tr>
<tr>
<td>w</td>
<td>cumulative deviation cost</td>
</tr>
<tr>
<td>c</td>
<td>credit for pessimism removal</td>
</tr>
<tr>
<td>Constructor</td>
<td>PrefixNode(p, e, w, c)</td>
</tr>
</tbody>
</table>

An example is illustrated in Figure 7. The suffix tree is depicted with bold edges and numbers on nodes denote the shortest distance to the destination node. Dashed edges denote artificial connections from the source node. The shortest path is \( \langle \varepsilon_3, \varepsilon_8, \varepsilon_{12}, \varepsilon_{17} \rangle \) which is implicitly represented by the root of prefix tree. The prefix tree node
marked by “e11” implicitly represents the path with prefix \((e_3, e_6)\) from its parent path deviated on “e11” and suffix “e14” following from the suffix tree. As a result, explicit path recovery can be realized in a recursive manner as presented in Algorithm 4.

Figure 7. Implicit path representation using suffix tree and prefix tree.

**Algorithm 4: RecoverDataPath(pfx, end)**

```plaintext
Input: prefix-tree node pointer pfx, node end
beg ← head[pfx];
if pfx.p ≠ NIL then
    RecoverDataPath(pfx.p, tail[pfx.e]);
end
while beg ≠ end do
    if tail[beg] < tail[end] then
        Record the path trace through pin “beg”;
        beg ← successor[beg]
    else
        Record the path trace through pin “end”;
    end
```

In order to retrieve the path cost, we keep track of the deviation cost of each edge \(e\), which is defined as follows [8]:

\[
dst[e] = dst[head[e]] - dst[tail[e]] + weight[e]
\]

Notice that \(dst[v]\) denotes the shortest distance from node \(v\) to the destination node. Intuitively, deviation cost is a non-negative quantity that measures the distance loss by being deviated from \(e\) instead of taking the ordinary shortest path to destination. Therefore for each node in the prefix tree, the corresponding path cost (i.e., post-CPPR slack) is equal to the summation of its cumulative deviation cost and the cost of shortest path in \(T_d\). Algorithm 5 realizes this process. We conclude the conceptual construction so far by the following two important lemmas.

**Lemma 2:** UI-Timer deals with the implicit representation of each data path in \(O(1)\) space and time complexities.

**Lemma 3:** The cumulative deviation cost of each node in the prefix tree is greater than or equal to that of its parent node.

Above lemmas are two obvious byproducts of our prefix tree definition. Lemma 1 tells that UI-Timer stores each data path in constant space and records or queries important information such as credit and slack in constant time. While lemma 2 is true due to the monotonicity, we shall demonstrate in the next section its strength and simplicity in pruning the search space.

**D. Generation of Top-k Critical Paths**

We begin by presenting a key subroutine of our path generating procedure – **Spur**, which is described in Algorithm 6. In a rough view, **Spur** describes the way UI-Timer expands its search space for discovering critical paths. After a path \(p_i\) is selected as the \(i\)-th critical path, each node along the path \(p_i\) is viewed as a deviation node to spur a new set of path candidates (line 2:14). Any duplicate path should be ruled out from the candidate set (line 1 and line 5:7) and each newly spurred path is parented to the path \(p_i\) in the prefix tree (line 8). Having a path candidate with non-negative post-CPPR slack, the following search space can be pruned and is exempted from the queuing operation (line 9:11). This simple yet effective prune strategy is a natural result of lemma 2 due to the monotonic growth of path cost along with our search expansion.

**Algorithm 6: Spur(pfx, s, d, Q)**

```plaintext
Input: prefix-tree node pointer pfx, source node s, destination node d, priority queue Q
beg ← head[pfx];
while u ≠ d do
    for \(e \in\) fanout(u) do
        v ← head[e];
        if \(v =\) successor[u] or \(v\) is unreachable then
            continue;
        end
        pfx_new ← new PrefixNode(pfx, e, pfx.w + dst[e], pfx.c);
        if Slack(pfx_new, s, true) < 0 then
            Q.enqueue(pfx_new);
        end
    end
    u ← successor[u];
end
```

Using Algorithms 4–6 as primitive, the top-\(k\) critical paths can be identified using Algorithm 7. Prior to the search, we construct the suffix tree by finding the shortest path tree rooted at the destination node \(d\) in the pessimism-free graph (line 1). Then each of the most critical paths from source FFs to the destination FF is viewed as an
**Theorem 3:** UI-Timer is complete, meaning that it can exactly identify the top-$k$ critical paths for each hold test or setup test without clock network pessimism.

**Proof:** Proving the completeness of UI-Timer is equivalent to showing that the major search framework of UI-Timer is exactly identical to a typical graph search problem [13]. The search space or search tree of UI-Timer grows equivalently with the prefix tree, in which each state represents a path implicitly. $Spur$ is responsible for neighboring expansion, iteratively including a set of new deviation edges as tree leaves or search frontiers. Since by definition all paths can be viewed as being deviated from the shortest path, the initial state is equivalent to the root of the prefix tree. Using a priority queue, the items or paths extracted are in the order of criticality.

**Theorem 4:** UI-Timer solves each hold test or setup test in space complexity $O(n \log n + m + k)$ and time complexity $O(n \log n + kn + kmlogk)$.

**Proof:** The space complexity of UI-Timer involves $O(n + m)$ for storing the circuit graph, $O(n \log n)$ for lookup table, and $O(n)$ for the suffix tree as well as $O(k)$ for the prefix tree. As a result, the total space requirement is $O(n \log n + n + k)$. On the other hand, it takes up to $k$ iterations on calling the procedure $Spur$ in order to discover the top-$k$ critical paths. Recalling that the lookup table is built in time $O(n \log n)$ and the suffix tree can be constructed in time $O(n + m)$ using topological relaxation, the time complexity of UI-Timer is thus $O(n \log n + kn + kmlogk)$.

An exemplification is given in Figure 8. (a) illustrates a suffix tree derived by computing the shortest path tree rooted at the destination node from a given pessimism-free graph. (b) shows a total of four paths are spurred from the current-most critical path $p_1 = (e_3, e_8, e_{12}, e_{15})$ in the first search iteration. For instance, the path with deviation edge $e_{11}$ has cumulative cost equal to $0 + (6 - 5 + 3) = 4$. The corresponding explicit path recovery is $(e_3, e_8, e_{12}, e_{15})$ as a result of combining the prefix of $p_1$ ending...
at the tail of \(e_{11}\) and the suffix from the suffix tree beginning at the head of \(e_{11}\). On the other hand, the path with deviation edge \(e_{1}\) has deviation cost equal to \(0 + (7 - (-12) + 0) = 19\) which in turns tells the value of its post-CPPR slack being \(-12 + 19 = 7\). Since the post-CPPR slack has been positive already, by lemma 3 the following search space can be pruned (node marked with a slash "/"). Accordingly in the end of this iteration, only three of the four spurred paths are explored as search frontiers from the parent path \(p_1\). (c)–(f) repeat the same procedure except no more paths are spurred from the fourth and fifth search iterations.

E. Parallel Implementation for Multiple Tests

The generic framework of UI-Timer is developed on the basis of one test at one time. In other words, each test is treated as an independent input without dependency on the others. For applications where multiple tests are designated, a readily available parallel extension can be carried out by evoking multiple threads with each operating on one test. With the shared lookup table and the circuit graph, we impose the least memory requirement by maintaining only private information about the suffix tree and the prefix tree for each thread. A number of tests with up to the maximum number of threads supported by the machine can be simultaneously processed. The multi-threaded implementation is presented in Algorithm 8.

Algorithm 8: UI-TimerParallel(\(\vec{e}, k\))

Input: test vector \(\vec{e}\), path count \(k\)
Output: solution vector \(\hat{\Psi}\) of the top-\(k\) critical paths for each test
1. BuildCreditLookupTable();
2. Parallel for index \(i\) in range(\(1, m\)) do
3. \(G_{p_i}^{\hat{\Psi}} \leftarrow\) pessimism-free graph for the test \(\vec{e}[i]\);
4. \(\hat{\Psi}[i] \leftarrow\) GetCriticalPath\(\left(G_{p_i}^{\hat{\Psi}}, G_{p_i}^{\hat{\Psi}}_{\text{source}}, G_{p_i}^{\hat{\Psi}}_{\text{destination}}, k\right)\);
5. end
6. return \(\hat{\Psi}\);

VI. EXPERIMENTAL RESULT

UI-Timer is implemented in C++ language on a 2.67GHz 64-bit Linux machine with 8GB memory. The application programming interface (API) provided by OpenMP 3.1 is used for our multi-thread parallelization [2]. Our machine can execute a maximum of four threads concurrently. Experiments are undertaken on a set of circuit benchmarks released from TAU 2014 CAD contests [10]. Figure 9 illustrates the impact of CNPR on hold and setup test slacks for circuits des_perf and vga_lcd. As contest rules, we run for each circuit benchmark the timer setting the path count \(k\) from 1 to 20 on all setup and hold tests and collect averaged quantities such as runtime and accuracy for comparison. The accuracy is measured by the error rate of mismatched paths to a golden reference offered by an industrial timer [1], [10]. Table II lists the benchmark statistics and overall performance of UI-Timer comparing with top-ranked timers, “LightSpeed” and “iTimerC,” from TAU 2014 CAD contest [1]. For fair comparison, all timers are run with four threads.

We begin by comparing UI-Timer with LightSpeed. The strength of UI-Timer is clearly demonstrated in the accuracy value. Our timer achieves exact accuracy yet LightSpeed suffers from many path mismatches. The highest error rate is observed in the smallest design ac97_ctl. Unfortunately, we are unable to report experimental data of ac97_ctl, Combo5, Combo6, and Combo7, because LightSpeed encounters execution faults. Although LightSpeed is faster in some cases, the performance margin of LightSpeed reaches up to \(\times 141\) worse than UI-Timer in circuit tv80 (i.e., 32.38 vs 0.23) while the counterpart of UI-Timer is more comparable by at most \(\times 9\) slower in vga_lcd (i.e., 16.78 vs 159.15). In this concern, the solution quality of UI-Timer is more stable and reliable, especially for high-frequency designs where accuracy is the major concern of timing-specific optimizations. Next we compare UI-Timer with iTimerC. In general, UI-Timer outperforms iTimerC across nearly all circuit benchmarks in terms of runtime. Although iTimerC acquires better accuracy than LightSpeed, its runtime performance is not remarkable especially in larger designs such as Combo5, Combo6 and Combo7. The largest difference is observed in circuit tv80 where UI-Timer reaches the goal by \(\times 101\) faster than iTimerC (i.e., 23.13 vs 0.23). Similar trend can also be found in other cases.
runtime gap to the other timers becomes clear as path count grows. With regard to accuracy, our timer is always exact and confers a fundamental difference to LightSpeed which sacrifices accuracy for unpronounced speedup. To sum up in precise, these results have justified the practical viability of UI-Timer.  

VII. CONCLUSION

In this paper we have presented UI-Timer, an exact and ultra-fast algorithm for handling the CNPR problem during static timing analysis. Unlike existing approaches which frequently use exhaustive path search with case-by-case heuristics, our timer maps the CNPR problem to a graph-theoretic formulation and applies an efficient search routine using a highly compact and efficient data structure to obtain an exact solution. UI-Timer has several merits such as simplicity, coding ease, and most importantly the theoretically-proven completeness and optimality. These advantages confer UI-Timer a high degree of differential over existing methods. Comparatively, experimental results have demonstrated the superior performance of UI-Timer in terms of accuracy and runtime over top-ranked timers from TAU 2014 CAD contest.

ACKNOWLEDGEMENT

This work was partially supported by the National Science Foundation under Grant CCF-1320585. The authors acknowledge Y.-M. Yang, Y.-W. Chang, and I. H.-R. Jiang from team iTimerC and M. S. S. Kumar and N. Sireesh from team LightSpeed for sharing their binaries in TAU 2014 CAD contest.

REFERENCES


TABLE II  

<p>| Performance Comparison Between UI-Timer and Top-Ranked Timers LightSpeed and iTimerC from TAU 2014 CAD Contest [1]. |
|---|---|---|---|---|---|---|---|</p>
<table>
<thead>
<tr>
<th>Circuit</th>
<th>[V]</th>
<th>[E]</th>
<th>[C]</th>
<th>[I]</th>
<th>[O]</th>
<th># Tests</th>
<th># Paths</th>
<th>LightSpeed</th>
<th>CPU</th>
<th>AER</th>
<th>MER</th>
</tr>
</thead>
<tbody>
<tr>
<td>combo2</td>
<td>208580</td>
<td>227603</td>
<td>145695</td>
<td>432</td>
<td>164</td>
<td>27050</td>
<td>10</td>
<td>21.97</td>
<td>0.20</td>
<td>0.40</td>
<td>0.20</td>
</tr>
<tr>
<td>combo3</td>
<td>393975</td>
<td>1906</td>
<td>3182</td>
<td>3575</td>
<td>413</td>
<td>2653</td>
<td>1</td>
<td>0.20</td>
<td>0.40</td>
<td>0.20</td>
<td></td>
</tr>
<tr>
<td>combo4</td>
<td>520000</td>
<td>128640</td>
<td>36720</td>
<td>714</td>
<td>142</td>
<td>2584</td>
<td>1</td>
<td>0.20</td>
<td>0.40</td>
<td>0.20</td>
<td></td>
</tr>
<tr>
<td>combo5</td>
<td>650000</td>
<td>192600</td>
<td>36720</td>
<td>714</td>
<td>142</td>
<td>2584</td>
<td>1</td>
<td>0.20</td>
<td>0.40</td>
<td>0.20</td>
<td></td>
</tr>
<tr>
<td>combo6</td>
<td>780000</td>
<td>216600</td>
<td>36720</td>
<td>714</td>
<td>142</td>
<td>2584</td>
<td>1</td>
<td>0.20</td>
<td>0.40</td>
<td>0.20</td>
<td></td>
</tr>
</tbody>
</table>

| [V]: size of node set. | [E]: size of edge set. | [C]: size of primary inputs. | [I]: # of primary outputs. | [O]: # of outputs. | # Paths: max # of data paths per test. | AER/MER: avg/max error rate of mismatched paths (%). | CPU: avg program runtime (seconds). | --> unexpected program fault. |