Due to the high complexity of modern semiconductor designs and increasing pressure to reduce their time to market, errors are more likely to escape verification and are often detected only after a chip has been manufactured. Postsilicon debugging has therefore become a crucial step in the design process, currently taking 35 percent of the time spent to complete a chip and potentially consuming an even greater fraction in the future.

Given that the market window for many modern products is only a few years, the delay caused by two respins can dramatically reduce revenue or even kill the product. Carnegie Mellon University’s Rob Rutenbar points out that postsilicon debugging can cost $15 million to $20 million and take six months to complete, yet few electronic design automation tools and algorithms address this problem.

Postsilicon debugging is becoming more important because actual chips cannot be simulated presilicon with sufficient accuracy. Design deficiencies can involve complex thermal and inductive effects, while new semiconductor fabrication technologies can cause manufacturing glitches due to unexpected light-diffraction patterns and variability of material properties.

Nondeterministic defects are particularly difficult to work around because each affects only a small fraction of chips, but together they can significantly decrease yield and therefore increase cost. Consequently, a chip must be manufactured before developers can comprehensively validate it. In addition, silicon dies that undergo testing can operate at their intended frequency, which is orders of magnitude faster than functional and electrically accurate simulation.

**PRESILICON VERSUS POSTSILICON DEBUGGING**

Pre- and postsilicon debugging differ in four key ways.

First, design errors found before manufacturing include conceptual deficiencies that might not be fixable by automatic tools. In contrast, postsilicon functional bugs are often subtle errors that only affect the output responses of a few input vectors, and developers usually can implement fixes with very few gates, as the “Analysis of Presilicon and Postsilicon Bugs” sidebar explains. However, finding such fixes requires analyzing detailed layout information, making it a highly tedious and error-prone task.

Second, errors detected postsilicon typically include functional, electrical, manufacturing, and yield problems. However, issues identified presilicon are mostly limited to functional and timing errors. Problems that manage to evade presilicon validation are often difficult to simulate, analyze, or even duplicate. For example, Intel developed an entirely new methodology for post-diagnosis of electrical bugs that affect signal delays.

Third, the observability of a silicon die’s internal signals is extremely limited because most signals cannot be discerned directly.

Fourth, verifying the correctness of a fix is challenging because physically implementing a fix in a chip is difficult. So-called metal fix techniques, such as that described in the “Focused Ion Beam” sidebar, can alter...
Analysis of Presilicon and Postsilicon Bugs

Semiconductor errors have many origins ranging from poor specifications to miscommunication among designers to plain designer mistakes. Table A lists the 15 most common error categories in microprocessor designs specified at the register-transfer level, as collected from seven student projects at the University of Michigan between 1996 and 1997. Most students participating in this study are currently integrated circuit designers, therefore the bugs are representative of errors in industry designs.

As the table shows, most errors are simple and only require changing a few lines of code in a hardware description language, while complex and conceptual errors only contribute 7.9 percent of the total errors. This is not surprising for competent designers. Because even fewer such errors will escape presilicon verification, postsilicon functional bugs are often subtle and only affect the output responses to a few input vectors; their fixes can usually be implemented with very few gates.

Despite their subtlety, these faults occur more frequently with each design generation and can have serious consequences. As an example, a 2007 analysis of the Intel Core 2 processor by OpenBSD founder Theo de Raadt identified 20-30 bugs that cannot be masked by BIOS or operating system updates. Some of these could be exploited by malicious software. De Raadt estimates that it would take Intel a year to repair these errors. It is particularly alarming that these bugs escaped Intel’s verification and validation methodologies that are considered among the most advanced in the industry.

References

Table A. Common microprocessor design error categories in seven student projects.

<table>
<thead>
<tr>
<th>Error category</th>
<th>LC2</th>
<th>DLX1</th>
<th>DLX2</th>
<th>DLX3</th>
<th>X86</th>
<th>FPU</th>
<th>FXU</th>
<th>Average</th>
</tr>
</thead>
<tbody>
<tr>
<td>Wrong signal source</td>
<td>27.3</td>
<td>31.4</td>
<td>25.7</td>
<td>46.2</td>
<td>32.8</td>
<td>23.5</td>
<td>25.7</td>
<td>30.4</td>
</tr>
<tr>
<td>Missing instance</td>
<td>0.0</td>
<td>28.6</td>
<td>20.0</td>
<td>23.1</td>
<td>14.8</td>
<td>5.9</td>
<td>15.9</td>
<td>15.5</td>
</tr>
<tr>
<td>Missing inversion</td>
<td>0.0</td>
<td>8.6</td>
<td>0.0</td>
<td>0.0</td>
<td>0.0</td>
<td>47.1</td>
<td>16.8</td>
<td>10.3</td>
</tr>
<tr>
<td>Timing and sophisticated, difficult-to-fix errors</td>
<td>9.1</td>
<td>8.6</td>
<td>0.0</td>
<td>7.7</td>
<td>6.6</td>
<td>11.8</td>
<td>4.4</td>
<td>6.9</td>
</tr>
<tr>
<td>Unconnected input(s)</td>
<td>0.0</td>
<td>8.6</td>
<td>14.3</td>
<td>7.7</td>
<td>8.2</td>
<td>5.9</td>
<td>0.9</td>
<td>6.5</td>
</tr>
<tr>
<td>Missing input(s)</td>
<td>9.1</td>
<td>8.6</td>
<td>5.7</td>
<td>7.7</td>
<td>11.5</td>
<td>0.0</td>
<td>0.0</td>
<td>6.1</td>
</tr>
<tr>
<td>Wrong gate/module type</td>
<td>13.6</td>
<td>0.0</td>
<td>11.4</td>
<td>0.0</td>
<td>9.8</td>
<td>0.0</td>
<td>0.0</td>
<td>5.0</td>
</tr>
<tr>
<td>Missing item/factor</td>
<td>9.1</td>
<td>2.9</td>
<td>5.7</td>
<td>0.0</td>
<td>0.0</td>
<td>0.0</td>
<td>4.4</td>
<td>3.2</td>
</tr>
<tr>
<td>Wrong constant</td>
<td>9.1</td>
<td>0.0</td>
<td>2.9</td>
<td>0.0</td>
<td>0.0</td>
<td>0.0</td>
<td>9.7</td>
<td>3.1</td>
</tr>
<tr>
<td>“Always” statement</td>
<td>9.1</td>
<td>0.0</td>
<td>2.9</td>
<td>0.0</td>
<td>0.0</td>
<td>0.0</td>
<td>2.7</td>
<td>2.1</td>
</tr>
<tr>
<td>Missing latch/flip-flop</td>
<td>0.0</td>
<td>0.0</td>
<td>0.0</td>
<td>0.0</td>
<td>4.9</td>
<td>5.9</td>
<td>0.9</td>
<td>1.7</td>
</tr>
<tr>
<td>Wrong bus width</td>
<td>4.5</td>
<td>0.0</td>
<td>0.0</td>
<td>0.0</td>
<td>0.0</td>
<td>0.0</td>
<td>7.1</td>
<td>1.7</td>
</tr>
<tr>
<td>Missing state</td>
<td>9.1</td>
<td>0.0</td>
<td>0.0</td>
<td>0.0</td>
<td>0.0</td>
<td>0.0</td>
<td>0.0</td>
<td>1.3</td>
</tr>
<tr>
<td>Conflicting outputs</td>
<td>0.0</td>
<td>0.0</td>
<td>0.0</td>
<td>0.0</td>
<td>7.7</td>
<td>0.0</td>
<td>0.0</td>
<td>1.1</td>
</tr>
<tr>
<td>Conceptual</td>
<td>0.0</td>
<td>0.0</td>
<td>2.9</td>
<td>0.0</td>
<td>3.3</td>
<td>0.0</td>
<td>0.9</td>
<td>1.0</td>
</tr>
</tbody>
</table>

the chip’s metal layers, but these processes cannot create new transistors.

AUTOMATING POSTSILICON DEBUGGING

Due to these constraints, developers cannot apply most debugging techniques prevalent in early semiconductor design stages to postsilicon debugging. Consider, for example, the buggy layout shown in Figure 1a. A small modification in the layout that sizes up the driving gate requires changes in all transistor masks and refabrication of the chip, as Figure 1b illustrates, making the “simple” modification extremely expensive in postsilicon debugging.

Existing techniques for postsilicon debugging strive to provide more visibility and controllability for the silicon die. Although such techniques greatly aid engineers, they do not automate the debugging process itself. To address this problem, we have developed a methodology that facilitates the automation of postsilicon debugging. Key innovations in our approach include support for postsilicon physical constraints and the ability to repair errors by subtle modifications of an existing layout. As Figure 1c shows, our techniques are aware of the physical constraints and can repair errors with minimal physical changes.
To achieve these goals, we have developed algorithms to identify as many candidate bug fixes as practical, in terms of netlist and layout transformations. This is important in postsilicon debugging because often only a few transformations can satisfy all the physical constraints. On the other hand, we also exploit these constraints’ highly restrictive nature to prune our algorithms’ search space.

CURRENT POSTSILICON DEBUGGING METHODOLOGY

In his analysis of the major silicon failure mechanisms in microprocessors, Don Josephson reported that the most common failures, besides those due to dynamic logic, are drive strength (9 percent), logic errors (9 percent), race conditions (8 percent), unexpected capacitive coupling (7 percent), and drive fights (7 percent). In addition, at the latest technology nodes, the antenna effect—electric charge accumulated in partially connected wire segments during the manufacturing process—can damage a circuit or reduce its reliability. Most of these issues must be addressed and resolved during postsilicon debugging. Our own work focuses on functional and electrical errors.

Figure 2 shows the current postsilicon debugging meth-
To validate a silicon die, engineers apply numerous test vectors to the die and then check their output responses. If the responses are correct for all the applied test vectors, the die passes validation. If not, the test vectors that expose the design errors become the bug trace, which engineers use to diagnose and correct the errors.

After diagnosing the errors, engineers modify the layout to correct the errors and then validate the repaired layout again, continuing the process until the die passes verification. In contrast to presilicon verification, however, fixing all the errors as soon as they are diagnosed is often unnecessary in postsilicon debugging; in fact, repairing a fraction of them might be sufficient to enable further verification.

**Functional errors**

If engineers diagnose an error to be functional, they can resort to functional error repair techniques. Even so, implementing fixes in the layout might not always be viable because these techniques do not take into consideration the physical aspects of the design. To find fixes compatible with a preexisting layout, engineers often generate several fixes, all equally valid from a functional standpoint, and then resort to tedious trial-and-error methodologies to select one that is compatible with the design’s layout.

**Electrical errors**

Debugging electrical errors is often more challenging than debugging functional ones because engineers cannot use the available logic debugging tools. Although techniques to diagnose electrical errors exist (such as voltage-frequency shmoo plotting), they are often heuristic in nature and require extensive expertise.

Even if the errors’ causes can be identified, finding valid fixes is still challenging because most existing resynthesis techniques require changes in logic cells and they are not amenable to metal fix.

To address this problem, researchers have recently developed techniques, such as engineering change order routing, that allow postsilicon metal fix. However, ECO routing can only repair some of the electrical errors as it cannot reconnect wires and change the circuit’s logic. Repairing more difficult bugs requires transformations that also utilize logic information. For example, one way to repair a drive-strength error is to exploit functional symmetries in the circuit as shown in Figure 1, and this can only be achieved by considering logic information.

**FOGCLEAR METHODOLOGY**

We have developed a postsilicon debugging methodology, called FogClear, that automates the manual effort currently required to isolate and fix bugs. Among its key elements are:

- physically aware functional error repair (PAFER), which diagnoses and repairs functional errors with minimal perturbation to the layout; and
- physically aware resynthesis (PARSyn), which searches for netlist transformations that can be implemented with limited physical resources.

We also adapted earlier work on symmetry-based rewiring and safe resynthesis to search for layout transformations that can repair electrical errors.

In addition to postsilicon debugging, developers can apply FogClear to reduce the cost of respins. Because masks responsible for active device layers contribute most of the total mask cost, being able to reuse transistor masks greatly reduces respin cost, especially when it approaches $10 million per mask set at the 45-nm node. FogClear produces layout transformations that only involve changes in the metal layers and therefore allow transistor mask reuse. In addition, FogClear can accelerate the postsilicon debugging process and reduce the loss in revenue caused by delayed market entry.

Figure 3 shows the FogClear methodology. Because silicon dies offer execution speeds orders of magnitude faster than those provided by logic simulators, vendors rely on tests that can take several hours and sometimes...
days to execute on the silicon prototype. Consequently, when failing, these tests produce extremely long bug traces. To simplify error diagnosis, we introduce a step called bug trace minimization\(^\text{10}\) that reduces the trace’s complexity using several simulation-based methods. This approach is especially suitable for postsilicon debugging because simulation can be performed using the silicon die itself.

After simplifying a bug trace, we simulate the trace with a logic simulator using the netlist that produces the layout. If simulation exposes the error, then the error is functional, and PAFER generates a repaired layout; otherwise the error is electrical.

Currently, FogClear requires manual error diagnosis to determine the root cause of an electrical error. After identifying an electrical error, we determine whether ECO routing can repair the error. If so, we apply existing ECO routing tools;\(^\text{7}\) otherwise, we deploy electrical error repair techniques based on reconnecting wires using functional symmetries (SymWire) or logic resynthesis (SafeResynth). We then route the repaired layout via ECO to produce the final layout, which we use to fix the silicon die for further verification.

### PA Fer process

Given certain test vectors and their output responses, PAFER first uses simulation to generate a signature for each wire, a collection of the wire's simulated responses to the given test vectors.\(^\text{12}\) Signatures provide an abstraction of the design because they are partial truth tables of the wires in the circuit.

Next, PAFER performs error diagnosis on the abstract model to identify the wires responsible for the errors and to suggest the correct function at one or more internal circuit nodes that would rectify the circuit’s erroneous behavior.

PAFER then carries out error correction by resynthesizing the new logic functions from other signals in the circuit, after which it verifies that the new netlist is actually repaired. If this verification fails, PAFER uses the returned bug traces to extend and enrich the signatures and refine the abstraction. This process repeats until the new netlist passes verification.

### PARSyn algorithm

To support the layout changes required in functional error repair, we developed the PARSyn resynthesis algorithm.

Resynthesis in postsilicon debugging is considerably different than traditional resynthesis because the number and type of spare cells available is often limited. Therefore, PARSyn’s baseline design exhaustively tries all possible combinations of spare cells and input signals to find viable resynthesis netlists. Fortunately, the limitation in type of gates available makes it possible to prune the search space effectively.
To further bound the search, PARSyn implements numerous logic search-pruning techniques, including netlist connectivity analysis, to remove unpromising cells—for example, cells too far away from the erroneous wire—from the candidate pool. It also excludes cells in the erroneous wire’s fanout cone to avoid generating combinational loops. Finally, PARSyn considers only spare cells within an engineer-selected distance of the erroneous wire’s driver. One possible distance limit could be the maximum wirelength generated by a focused ion beam (FIB).

**Functional error repair example**

Figure 4 shows an execution example of functional error repair in an integrated circuit.

Figure 4a illustrates how PAFER diagnoses that the wire driven by $g_1$ is erroneous and provides a corrected partial truth table (signature). PARSyn’s goal is to find a resynthesis netlist using other cells as inputs to generate the required truth table (partial truth tables for three cells are highlighted). PARSyn can then use spare cells, shown in yellow, to perform Boolean manipulation of the signals. As Figure 4b shows, PARSyn restricts the search to cells within a predicted range. It generates a number of resynthesis netlists with different combinations of inputs and spare cells, including the two options shown in Figure 4c. PARSyn will return only the resynthesis netlists that can be physically implemented and are functionally correct.

**AUTOMATING ELECTRICAL ERROR REPAIR**

We have developed two techniques to alter erroneous wires and change their electrical characteristics without affecting the circuit’s functional correctness.

**SymWire rewiring technique**

Symmetry-based rewiring uses symmetries to change the connections between gates. Figure 1c illustrates an example, where the inputs to the subcircuit composed of two AND and one OR gates are symmetric and therefore can be reconnected. The change in connections modifies the electrical characteristics of the affected wires and can be used to fix electrical errors. Because this rewiring technique does not perturb any cells, it is especially suitable for postsilicon debugging.

The SymWire rewiring algorithm first extracts various subcircuits from the original circuit, where the wire with the electrical error is one of the subcircuits’ inputs. Each extracted subcircuit can contain one or more gates. The algorithm then detects symmetries in the inputs to the extracted subcircuits. If any of the symmetries involve the erroneous wire, SymWire can swap the input wires to repair the error.

**Adapting SafeResynth to perform metal fix**

Some electrical errors cannot be fixed simply by modifying a small number of wires, and a more aggressive technique is required. Because SafeResynth can find alternative sources to generate the same signal using additional cells but without perturbing existing cells, we have adapted it to repair electrical errors as follows.

Assume that the error is caused by wire $w$, or by cell $g$ driving $w$. We first use SafeResynth to find an alternative way to generate the same function at wire $w$. However, we only rely on the spare cells and need not insert new cells. Next, we disconnect $w$ from $g$ and use the new cells to drive $w$. Since $w$ is now driven by other logic, we can change the electrical characteristics of both $g$ and $w$. Note that SafeResynth subsumes cell relocation; therefore, it can also find layout transformations involving cell replacements.

**CASE STUDIES**

Our proposed techniques can repair drive-strength and coupling problems, as well as avoid the harm caused by the antenna effect. The following case studies serve as examples only; the same techniques can also be used to repair many other errors.
**Insufficient driving strength**

Drive-strength problems occur when a cell is too small to propagate its signal to all its fanouts within the designed timing budget. SafeResynths solves this problem by finding an alternative source to generate the same signal. As Figure 5a shows, the solution uses a new source to drive a fraction of the problematic cell’s fanouts, reducing its required driving capability.

**Coupling problems**

Coupling between long parallel wires can delay signal transitions under some conditions as well as introduce unexpected signal noise. SafeResynths can prevent these undesirable phenomena by replacing the driver for one of the wires with an alternative signal source. Because the cell that generates the new signal will be at a different location, the wire topology can be changed. Alternatively, SymWire can also address the coupling problem: As Figure 5b shows, the affected wires no longer travel in parallel for long distances after rewiring, greatly reducing their coupling effects.

**Antenna effect**

Charge accumulated during semiconductor manufacturing in partially connected wire segments can damage and permanently disable transistors connected to such segments. Because the charge accumulated in a metal layer will be eliminated when the next layer is processed, it is possible to split the total charge with another layer by breaking a long wire and going up or down one layer through vias.

Manufacturers can alleviate occurrences of the antenna effect by intentionally inserting vias to route long wires on multiple layers. However, additional vias will increase the nets’ resistance and slow down the signals. SymWire can find transformations that alter the metal layers assigned to several wires and reduce their antenna effects.

**EMPIRICAL VALIDATION**

To measure FogClear’s effectiveness, we conducted two experiments. The first applied PAFER to repair functional errors in a layout, while the second used SymWire and SafeResynths to find potential electrical fixes. To facilitate metal fix, we preplaced spare cells uniformly in unused locations of the layouts, taking over about 70 percent of each layout’s unused regions. These spare cells included INVERTERS, as well as two-input AND, OR, XOR, NAND, and NOR gates.

In applying PAFER, we set the search diameter parameter to 50 µm and limited resynthesis to generating netlists with at most two levels of logic per invocation. Under these conditions, only 45 spare cells are available for consideration, on average, when resynthesizing each signal. In our experimental findings, PAFER repaired more than 70 percent of the injected functional errors. Repair failed when cells required to generate the target signals were too far away from the repair site to be considered. In such cases, metal fix is not a viable solution for bug fixing.

With respect to electrical errors, both SymWire and SafeResynths altered more than half of the wires for most benchmarks, suggesting that they can effectively find layout transformations that change the erroneous wires’ electrical characteristics. In addition, the number of affected metal segments was often small, indicating that both techniques have little physical impact on the chip; FIB can easily implement the layout modifications.

Due to increasing semiconductor design complexity, more errors are escaping presilicon verification and are discovered only later in prototype chips. While most steps in the integrated circuit design flow are highly automated, researchers have devoted little effort to the postsilicon debugging process, making it difficult and ad hoc.

Our proposed FogClear methodology, powered by novel techniques that enhance key steps in postsilicon debugging, systematically automates this process. The integration of logical, spatial, and electrical considerations in these techniques facilitates the generation of netlist and layout transformations to fix bugs, and it is complemented by sophisticated pruning techniques for more scalable processing.

Empirical results indicate that FogClear’s key components—PAFER, PARSyn, SymWire, and SafeResynths—repair numerous functional and electrical errors in most benchmarks, demonstrating their effectiveness in postsilicon debugging. In addition, FogClear can reduce
respin costs because the fixes it generates only affect metal layers. This accelerated postsilicon debugging process also enables a shorter respin cycle for the next prototype, thereby limiting revenue loss due to late-market entry.

References


Kai-hui Chang is a senior member of the technical staff at Avery Design Systems, a supplier of functional verification products based in Andover, Massachusetts. His research interests include verification, debugging, and logic synthesis. Chang received a PhD in computer science and engineering from the University of Michigan, Ann Arbor. He is a member of the IEEE and the ACM. Contact him at changkb@umich.edu.

Igor L. Markov is an associate professor of electrical engineering and computer science at the University of Michigan, Ann Arbor. His research interests include physical design and physical synthesis for VLSI, quantum information and computation, formal and semiformal verification of digital circuits and systems, combinatorial optimization, and search in artificial intelligence. Markov received a PhD in computer science from the University of California, Los Angeles. He is a member of the IEEE Computer Society and the American Mathematical Society, as well as a senior member of the IEEE and the ACM. Contact him at imarkov@umich.edu.

Valeria Bertacco is an assistant professor of electrical engineering and computer science at the University of Michigan, Ann Arbor. Her research interests are in the areas of formal and semiformal design verification, with emphasis on full design validation and digital system reliability. Bertacco received a PhD in electrical engineering from Stanford University. She is a member of the IEEE and the ACM. Contact her at valeria@umich.edu.