

University of Illinois at Urbana-Champaign  
 Dept. of Electrical and Computer Engineering

ECE 120: Introduction to Computing

LC-3 Control Signals  
 for Instruction Fetch and Decode


How Does the LC-3 FSM Control Fetch and Decode?

Let's work out the control signals needed for instruction fetch and decode.

The figure to the right is part of Patt and Patel Figure C.2.

The first state:

**MAR ← PC, PC ← PC + 1**



What are the Load Signals?

**MAR ← PC, PC ← PC + 1**

Which registers change in the first state of fetch?

	LD. MAR	LD. MDR	LD. IR	LD. BEN	LD. REG	LD. CC	LD. PC
fetch 1	1	0	0	0	0	0	1
fetch 2							
fetch 3							
decode							

Look at How Bits Must Move in the Datapath


Let's look at the datapath.

We have...

**MAR ← PC**

and

**PC ← PC + 1**



### What are the Bus Gating Signals?


$$\text{MAR} \leftarrow \text{PC}, \text{PC} \leftarrow \text{PC} + 1$$

So what are the bus gating signals?

	GatePC	GateMDR	GateALU	Gate MARMUX
fetch 1	1	0	0	0
fetch 2				
fetch 3				
decode				

### Which Muxes are Needed for the First Fetch State?

Which muxes matter?  
Only PCMUX!



### What are the Mux Selection Signals?


$$\text{MAR} \leftarrow \text{PC}, \text{PC} \leftarrow \text{PC} + 1$$

What are the mux selection signals?

	PC MUX	DR MUX	SR1 MUX	ADDR1 MUX	ADDR2 MUX	MAR MUX
fetch 1	00	xx	xx	x	xx	x
fetch 2						
fetch 3						
decode						

### The First Fetch State Uses Neither the ALU nor Memory

Both the ALU and memory are unused.



### What are the ALU and Memory Signals?


$$\text{MAR} \leftarrow \text{PC}, \text{PC} \leftarrow \text{PC} + 1$$

What are the ALU and memory signals?

	ALUK	MIO.EN	R.W
fetch 1	xx	0	x
fetch 2			
fetch 3			
decode			

Notice that MIO.EN is NOT a don't care!

### Continue with the Second Fetch State



The second fetch state:

$$\text{MDR} \leftarrow \text{M}[\text{MAR}]$$

### What are the Load Signals?

$$\text{MDR} \leftarrow \text{M}[\text{MAR}]$$

Which registers change in the second state of fetch?

	LD. MAR	LD. MDR	LD. IR	LD. BEN	LD. REG	LD. CC	LD. PC
fetch 1	1	0	0	0	0	0	1
fetch 2	0	1	0	0	0	0	0
fetch 3							
decode							


### Look at How Bits Must Move in the Datapath

Let's look at the datapath.

We have...

$$\text{MDR} \leftarrow \text{M}[\text{MAR}]$$

(The mux in the datapath is used for memory-mapped I/O, which we didn't cover.)



### What are the Bus Gating Signals?


$$\text{MDR} \leftarrow \text{M}[\text{MAR}]$$

So what are the bus gating signals?

	GatePC	GateMDR	GateALU	Gate MARMUX
fetch 1	1	0	0	0
fetch 2	0	0	0	0
fetch 3				
decode				

### Which Muxes are Needed for the Second Fetch State?

Which muxes matter?  
None of them!



### What are the Mux Selection Signals?


$$\text{MDR} \leftarrow \text{M}[\text{MAR}]$$

What are the mux selection signals?

	PC MUX	DR MUX	SR1 MUX	ADDR1 MUX	ADDR2 MUX	MAR MUX
fetch 1	00	xx	xx	x	xx	x
fetch 2	xx	xx	xx	x	xx	x
fetch 3						
decode						

### The Second Fetch State Performs a Read

Memory must perform a **read** operation.  
The **ALU** is unused.




### What are the ALU and Memory Signals?

$$\text{MDR} \leftarrow \text{M}[\text{MAR}]$$

What are the ALU and memory signals?

	ALUK	MIO.EN	R.W
fetch 1	xx	0	x
fetch 2	xx	1	0
fetch 3			
decode			

### Continue with the Third Fetch State



The third fetch state:

$$\text{IR} \leftarrow \text{MDR}$$

### What are the Load Signals?

$$\text{IR} \leftarrow \text{MDR}$$

Which registers change in the third state of fetch?


	LD. MAR	LD. MDR	LD. IR	LD. BEN	LD. REG	LD. CC	LD. PC
fetch 1	1	0	0	0	0	0	1
fetch 2	0	1	0	0	0	0	0
fetch 3	0	0	1	0	0	0	0
decode							

### Look at How Bits Must Move in the Datapath

Let's look at the datapath.

We have...

$$\text{IR} \leftarrow \text{MDR}$$



### What are the Bus Gating Signals?


**IR ← MDR**

So what are the bus gating signals?

	GatePC	GateMDR	GateALU	Gate MARMUX
fetch 1	1	0	0	0
fetch 2	0	0	0	0
fetch 3	0	1	0	0
decode				

### Which Muxes are Needed for the Third Fetch State?

Which muxes matter?  
None of them!



### What are the Mux Selection Signals?


**IR ← MDR**

What are the mux selection signals?

	PC MUX	DR MUX	SR1 MUX	ADDR1 MUX	ADDR2 MUX	MAR MUX
fetch 1	00	xx	xx	x	xx	x
fetch 2	xx	xx	xx	x	xx	x
fetch 3	xx	xx	xx	x	xx	x
decode						

### The Third Fetch State Uses Neither the ALU nor Memory

Both the **ALU** and memory are unused.



## What are the ALU and Memory Signals?


$$\text{IR} \leftarrow \text{MDR}$$

What are the ALU and memory signals?

	ALUK	MIO.EN	R.W
fetch 1	xx	0	x
fetch 2	xx	1	0
fetch 3	xx	0	x
decode			

Notice that MIO.EN is NOT a don't care!

## Continue with the Decode State



The decode state:

$$\text{BEN} \leftarrow \text{IR}[11] \ \& \ \text{N} + \text{IR}[10] \ \& \ \text{Z} + \text{IR}[9] \ \& \ \text{P}$$

## What are the Load Signals?

$$\text{BEN} \leftarrow \text{IR}[11] \ \& \ \text{N} + \text{IR}[10] \ \& \ \text{Z} + \text{IR}[9] \ \& \ \text{P}$$

Which registers change in the decode state?

	LD. MAR	LD. MDR	LD. IR	LD. BEN	LD. REG	LD. CC	LD. PC
fetch 1	1	0	0	0	0	0	1
fetch 2	0	1	0	0	0	0	0
fetch 3	0	0	1	0	0	0	0
decode	0	0	0	1	0	0	0

## Look at How Bits Must Move in the Datapath

We have...

$$\text{BEN} \leftarrow \text{IR}[11] \ \& \ \text{N} + \text{IR}[10] \ \& \ \text{Z} + \text{IR}[9] \ \& \ \text{P}$$

But the implementation

- is just some logic
- based on the condition codes (**N**, **Z**, and **P**) and the **IR**.

There's nothing to see in the datapath.

### What are the Bus Gating Signals?

$$BEN \leftarrow IR[11] \& N + IR[10] \& Z + IR[9] \& P$$

So what are the bus gating signals?

	GatePC	GateMDR	GateALU	Gate MARMUX
fetch 1	1	0	0	0
fetch 2	0	0	0	0
fetch 3	0	1	0	0
decode	0	0	0	0

### What are the Mux Selection Signals?

$$BEN \leftarrow IR[11] \& N + IR[10] \& Z + IR[9] \& P$$

What are the mux selection signals?

	PC MUX	DR MUX	SR1 MUX	ADDR1 MUX	ADDR2 MUX	MAR MUX
fetch 1	00	xx	xx	x	xx	x
fetch 2	xx	xx	xx	x	xx	x
fetch 3	xx	xx	xx	x	xx	x
decode	xx	xx	xx	x	xx	x

### What are the ALU and Memory Signals?

$$BEN \leftarrow IR[11] \& N + IR[10] \& Z + IR[9] \& P$$

What are the ALU and memory signals?

	ALUK	MIO.EN	R.W
fetch 1	xx	0	x
fetch 2	xx	1	0
fetch 3	xx	0	x
decode	xx	0	x

Notice that MIO.EN is NOT a don't care!

### Summary of Control Signals for Fetch and Decode

	LD. MAR	LD. MDR	LD. IR	LD. BEN	LD. REG	LD. CC	LD. PC		GatePC	GateMDR	GateALU	Gate MARMUX
fetch 1	1	0	0	0	0	0	1	fetch 1	1	0	0	0
fetch 2	0	1	0	0	0	0	0	fetch 2	0	0	0	0
fetch 3	0	0	1	0	0	0	0	fetch 3	0	1	0	0
decode	0	0	0	1	0	0	0	decode	0	0	0	0

	PC MUX	DR MUX	SR1 MUX	ADDR1 MUX	ADDR2 MUX	MAR MUX
fetch 1	00	xx	xx	x	xx	x
fetch 2	xx	xx	xx	x	xx	x
fetch 3	xx	xx	xx	x	xx	x
decode	xx	xx	xx	x	xx	x

	ALUK	MIO.EN	R.W
fetch 1	xx	0	x
fetch 2	xx	1	0
fetch 3	xx	0	x
decode	xx	0	x