Distributed Architecture for Robust and Optimal Control of DC Microgrids

Mayank Baranwal, Alireza Askarian, Student Member, IEEE, Srinivasa Salapaka, Member, IEEE, and Murti Salapaka, Senior Member, IEEE

Abstract—This article presents a distributed, robust and optimal control architecture for a network of multiple DC-DC converters. The network of converters considered form a DC microgrid in order to regulate a desired DC bus voltage and meet prescribed time-varying power sharing criteria among different energy sources. Such coordinated microgrids provide an important framework for leveraging the benefits of distributed power generation and consumption. The proposed control design seamlessly accommodates communication architectures that range from centralized to decentralized scenarios with graceful degradation of performance with lessened communication ability. Moreover, methods developed are applicable to the case where the desired proportion in which the sources provide power varies with time. A distinguishing feature of the control design approach is that it regards the net load current as a disturbance signal, lending itself to tractable analysis with tools from robust and optimal control theory. A quantifiable analysis of the closed-loop stability and performance of the network of converters is performed; the analysis simplifies to studying closed-loop performance of an equivalent single-converter system. The control approach is demonstrated through simulations and experiments.

Index Terms—Microgrid, Converters, Power Sharing, Robust Control, Distributed Control.

I. INTRODUCTION

INCREASING use of renewable generation and distributed energy resources (DERs), such as residential solar, and electric vehicles coupled with customers’ changing energy usage patterns are leading to greater uncertainty and variability in the electric grid. New flexible architectures are required that can accommodate the increase in renewable generation and DERs, while providing the quality of service, resiliency, and reliability that customers expect.

Coordinated microgrids provide an important framework for leveraging benefits of distributed power generation and consumption. Microgrids also help mitigate challenges arising from DERs penetration into the grid by enabling management of demand response and generation [2], [3]. Fig. 1 shows a schematic view of a microgrid system with multiple DC sources in parallel. The power aggregated at the DC-link can directly feed DC loads, and can be used by a DC-AC inverter to interface with AC loads and the utility grid. The voltage and power at the DC-link is manipulated by suitably controlling duty-cycle of the switches of DC-DC converters at each power source. The primary objectives of controller are to regulate the voltage at the DC-link, while ascertaining that the various power generation sources are utilized in the specified priority order and proportion to meet the load demand.

The main challenges in the control of microgrids arise from uncertainties in renewable power sources such as, solar and wind due to intermittent power generation, uncertainties in load demands and schedules, and in distributed topology of power sources that are spatially scattered due to location and size constraints. In view of these challenges, a robust and distributed control technology is needed for reliable operation of smart microgrids. In the multiple-input multiple-output setting necessitated by the need to control multiple generation sources, it is difficult to address robustness and performance criteria in the conventional PID-based control synthesis framework. Recently robust and optimal...
control methodologies have received attention. In [4], a linear-matrix-inequality (LMI) based robust control design is presented for boost converters which demonstrates significant improvements in voltage regulation over PID based control designs. In [5]–[7], robust $\mathcal{H}_\infty$ control framework is employed in the context of inverter systems. While the issue of current sharing is extensively studied (see [8] and [9]), most prior methods reported a single power source. Our preliminary work [10] uses tools from robust control theory [11], [12] to partially address control objectives pertaining to managing multiple generation sources. However, a major drawback of the design suggested in [10] is that it fails to provide analyzable guarantees to time-varying power sharing requirements, and is thus suited for cases where power sharing is required in a fixed prespecified proportion. Although, there is significant literature on control and power management techniques for AC microgrids [13], [14], recent works [15], [16] have emphasized the importance of DC microgrids due to their islanding potential. In this article, we present a distributed robust control architecture for a network of parallel DC-DC converters that simultaneously addresses multiple objectives of regulating the DC link voltage and ascertaining that the specification on the prioritization and proportion of power generation are met robustly in the presence of modeling, power generation, and load demand uncertainty.

The main contributions of this article are (a) robust regulation and sharing performance: Appropriate maps of the duty cycle are identified that facilitate a common framework for analyzing and synthesizing controllers for different types of converters while rendering models that are linear. Modern robust control tools are employed to address multiple objectives that include regulation of the DC-link voltage to a desired set-point reference, and a prescribed sharing of power among different DERs. The sharing requirements can be time-varying and are often dictated by the availability and relative costs of different power sources. Our architecture allows sharing specifications that include priorities on the order in which different sources and loads are utilized. For example, a priority specification of the form, $PV < Battery < EV$, is natural which codifies the following objective: irrespective of the changing power generation of the PV, the state of charge of the battery and the EV, the EV will source power only if the battery and the PV cannot meet the power demand, while the battery sources power only if the PV is not able to meet the load demand. Apart from meeting performance guarantees including prioritization, our control design also addresses the challenges of interfacing AC loads, including the 120 Hz ripple that has to be provided by the DC sources. It provides a means for achieving a trade off between the 120 Hz ripple on the total current provided by the power sources and the ripple on the DC-link voltage.

The networked system resulting from our architecture is robust to uncertainties in load demands and schedules, communication topologies, system parameters, and noise in measurement signals. (b) modular and structured architecture: The control architecture presented in this work is modular and facilitates plug and play operation. Here, a new converter module can be added or removed from the network, without any need to redesign controllers and without compromising the voltage regulation performance of the network. Furthermore, adding a module, which is agnostic to sharing ratios of other modules, to the networked system does not affect the overall performance of the networked system. The intra-module and inter-module control is structured in such a way that it allows easy multi-converter network analysis and synthesis. In the framework developed, the network of parallel converters can be analyzed, and the corresponding control systems synthesized, in terms of an equivalent single-converter system. (c) robustness to communication uncertainties: The synthesis procedure results in a single controller which functions for the entire range of communication capabilities; from decentralized to centralized. Here, it guarantees precise regulation of the DC-link voltage and power sharing specifications when communication allows for a centralized operation, and meets gracefully degraded specifications with lessened communication capabilities among converters.

II. PRELIMINARIES: FACILITATING LINEAR MODELS OF DC-DC CONVERTERS

Fig. 2a shows a schematic of a boost converter with output voltage $V$ and input voltage $V_g$. If $d(t)$ represents the duty-cycle (or the proportion of $ON$ duration) for the semiconductor switch at time $t$, then the averaged dynamic model of a boost converter is described by:

$$
L \frac{di_L(t)}{dt} = - (1 - d(t)) V(t) + V_g,
$$

$$
C \frac{dV(t)}{dt} = (1 - d(t)) i_L(t) - i_{load}(t),
$$

where, $i_L(t)$ is the averaged inductor current, and $L$ and $C$ denote the converter inductance and capacitance, respectively [17], [18]. By defining $d'(t) \triangleq 1 - d(t)$ as the complementary duty-cycle and $D' \triangleq (V_g/V_{ref})$, where $V_{ref} > V_g$ is the desired output voltage, (1) can be rewritten as:

$$
L \frac{\dot{u}(t)}{\alpha} = CV(t) = (D' + d'(t)) i_L(t) - i_{load}(t),
$$

where $\dot{u}(t) := V_g - d'(t)V(t)$. In this model, the constant $\alpha = D'$ approximates the term $D' + d'(t)$, since $d'(t) = d'(t) - D'$ is typically small. Note that the equivalent duty cycle $d(t)$ can be obtained from $\dot{u}$ via $d(t) = 1 - \frac{V_g - \dot{u}(t)}{V(t)}$. In (2) load current $i_{load}$ appears as a disturbance signal, and thus an appropriate controller can be synthesized for rejecting this disturbance.

The averaged dynamical equations for other converter topologies (see Figs. 2b and 2c) can be derived in a similar manner, and they result in dynamic models that are structurally identical to the boost converter model.
(2). Buck converter results in the same dynamic model as (2) with \( \dot{u} = -V(t) + d(t)V_g \) and \( \alpha = 1 \). Similarly, the buck-boost converter is modeled by (2) with \( \dot{u} = V(t) + d(t)(V_g - V(t)) \) and \( \alpha = -D' \).

Remark: Note that the way the input variables \( \tilde{u} \) are chosen in these models is critical which results in linear dynamic model (2) even though the maps from original control input \( d(t) \) to inductor current and voltage are non-linear. This structure enables linear control design, where \( \tilde{u}(t) \) is synthesized, and the corresponding duty-cycle be implemented is determined using the invertible map between \( \tilde{u} \) and \( d(t) \). Since the averaged models for the boost, buck, and buck-boost converters are structurally identical, one can easily derive the control design of one from the other. For brevity and as a result of this equivalence, we present a control design method for boost-type converters.

**III. **CONTROL OBJECTIVES AND DESIGN

The proposed work simultaneously addresses the following primary objectives (in the context of Figs. 1 and 2): (a) Effective regulation of the DC-link voltage \( V \) to a pre-specified setpoint value \( V_{\text{ref}} \) in presence of time-varying loads (manifested through \( i_{\text{load}} \)), uncertainties in input voltage \( V_g \), and parametric uncertainties in \( L \) and \( C \) values, (b) Time-varying current (power) sharing among multiple sources that ensures that current (power) outputs \( i_L \) from the \( k \)th converter tracks a time-varying signal \( i_{\text{ref}} \), and (c) Managing 120 Hz ripple current trade-off between the total current, \( i = \sum i_k \) sourced by DC sources and the DC-link capacitor current \( i_C \). Note that in this network, each controller interfaced with a DC-DC converter has access to its own measurement of the DC-link voltage \( V \) and its inductor current. Furthermore, each controller is provided with a reference voltage command \( V_{\text{ref}} \), common nominal reference current \( i_{\text{ref}} \), and power-sharing proportion \( \gamma_k \) (see Fig. 4). Also the uncertain exogenous input at \( k \)th converter is \( i_{\text{load}} - \sum_{j \neq k} i_j \), which is equal to \( (1 - \gamma_k)i_{\text{load}} \), when all the controllers are satisfying the power sharing requirements. In such a case, the knowledge of \( i_{\text{load}}(t) \) is sufficient for voltage regulation and power sharing objectives. Therefore in the centralized setting, it is assumed that a controller can additionally measure or estimate the net load current \( i_{\text{load}} \), and set \( i_{\text{ref}} = i_{\text{load}} \). In the decentralized case \( i_{\text{load}} \) is not known at each controller (\( i_{\text{ref}} \) is set at a nominal value). We first describe a control scheme for a single converter which forms a basis for the analysis and design of distributed control architecture for a system network of multiple converters in parallel described in Section III-B.

**A. Control Design for Single Converter**

Fig. 3 depicts a block diagram representation of the proposed inner-outer control design. Note that a cascade inner-current outer-voltage control architecture is preferred over a traditional single measurement controller for voltage tracking and load disturbance rejection, primarily due to fast current dynamics over slow voltage dynamics [19], [20]. In fact, it is shown in [21] that the cascaded inner-current outer-voltage structure is an optimal strategy in terms of voltage regulation and robustness, when both bus voltage \( V \) and inductor current \( i_L \) are measured. The inner controller is designed to achieve fast rejection to disturbance in current arising due to variations in the output load, while the primary outer controller regulates the output voltage by generating the required set-point for the inner loop. Thus the inner current controller influences the outer voltage loop by affecting the primary process variable (voltage signal) in a predictable and repeatable way. Here \( K_c \) represents the inner-loop controller which addresses the ripple-current management objective, while \([K_v, K_i] \) constitute the outer-loop controllers to address the DC-link voltage regulation and power sharing objectives. The requirements on current sharing are imposed through the exogenous input \( i_{\text{ref}} \) (explained in Sec. III-B). \( i_{\text{ref}} \) is set to the measured (or communicated) value of load current \( i_{\text{load}} \) when available, while in the absence of \( i_{\text{load}} \) measurement, \( i_{\text{ref}} \) is set to pre-specified nominal value.

1) **Design of inner-loop controller**: The primary objectives for designing the inner-loop controller \( K_c \) is to achieve the desired trade-off between the 120 Hz ripple on the capacitor current \( i_C \) (or equivalently on the output voltage \( V \)) and the inductor current \( i_L \) (see Fig. 2a), and ensure robust tracking of the command \( \tilde{u} \) (in Fig. 3) by the inductor current \( i_L \). The signal \( \tilde{u} \) is the reference command generated by the outer-voltage controllers for the inner-controller that regulates \( i_L \). Here, \( K_c \) is designed...
the ratio

\[ \frac{V}{i_{\text{load}}} \]

analyzed below by investigating the closed-loop dy-

amic system with identical controllers work for

\[ \text{such that the transfer function } \tilde{G}_c \text{ (from } \hat{u} \text{ to } i_\text{in}) \text{ in Fig. 3 is given by:} \]

\[ \tilde{G}_c(s) = \frac{(s^2 + 2\hat{\omega}\omega_0 s + \omega_0^2)}{(s^2 + 2\hat{\omega}\omega_0 s + \omega_0^2)}, \]

where \( \omega_0 = 240\pi \text{ rad/s} \) and \( \hat{\omega}, \zeta_1, \zeta_2 \) are design parameters. Parameter \( \hat{\omega} > \omega_0 \) is chosen to implement a low-pass filter that attenuates undesirable frequency content

\[ \text{in } i_1 \text{ beyond } \hat{\omega} \text{ resulting from noisy measurements and switching effects. } \tilde{G}_c(s) \text{ also incorporates a notch at } \omega_0 = 120 \text{ Hz, where the “size” of the notch is determined by the ratio } \zeta_1/\zeta_2. \]

\[ \text{Lower values of this ratio correspond to a larger notch magnitude, which in turn implies smaller } \]

\[ 120 \text{ Hz component in } i_1. \]

\[ \text{Since } i_c = CV = Di_1 - i_{\text{load}}, \]

\[ \text{the } 120 \text{ Hz ripple in the load current is reflected as a larger ripple in } V, \text{ when the proportion in } i_1 \text{ is pushed lower. Thus the ratio } \zeta_1/\zeta_2 \text{ regulates the trade-off between a larger ripple on inductor current } i_1 \]

\[ \text{and DC-link voltage } V. \]

\[ \text{The stabilizing second-order controller } K_c \text{ that yields the inner-closed loop plant } \tilde{G}_c \text{ is given by:} \]

\[ K_c(s) = \frac{s^2 + 2\omega_0 s + \omega_0^2}{s^2 + 2\omega_0 s + \omega_0^2}, \]

\[ \text{The readers are encouraged to refer to Sec. III in [10] for further details on the inner-loop control design.} \]

\[ 2) \text{Design of outer-loop controller: For a specified inner} \]

\[ \text{closed-loop plant } \tilde{G}_c \text{ in (3), we now present a systematic design for the outer controllers, } [K_v, K_r], \text{ shown in Fig. 3. The fundamental performance limitations of the proposed closed-loop design with inner closed-loop plant } \tilde{G}_c \]

\[ \text{is analyzed below by investigating the closed-loop dy-

\[ \text{namic equation from reference voltage } V_{\text{ref}}, \text{ reference current } i_{\text{ref}} \text{ and load-current } i_{\text{load}} \text{ to DC-link voltage } V. \]

\[ \text{Furthermore, the closed-loop dynamics provides useful insights into the control methodology and explains how the same architecture with identical controllers work for both matched } (i_{\text{ref}} = i_{\text{load}}) \text{ and unmatched } (i_{\text{ref}} \neq i_{\text{load}}) \text{ conditions. Note that from Fig. 3, the DC-link voltage } V \]

\[ \text{is given by:} \]

\[ V = G_v(-i_{\text{load}} + D'\tilde{G}_c(K_v e_1 + K_r e_2)). \]

\[ \text{Using } e_1 = V_{\text{ref}} - V \text{ and } e_2 = i_{\text{ref}} + \eta e_1 - D'\tilde{G}_c(K_v e_1 + K_r e_2), \text{ the DC-link voltage in terms of exogenous signals } V_{\text{ref}}, i_{\text{ref}} \text{ and } i_{\text{load}} \text{ is given by:} \]

\[ V = T_{V_{\text{ref}} V_{\text{ref}}} V_{\text{ref}} + G_v T_{i_{\text{ref}} V_{\text{ref}}} (i_{\text{ref}} - i_{\text{load}}) - G_v S i_{\text{load}}, \]

where \( S = [1 + D'\tilde{G}_c K_v + D'\tilde{G}_c e_0 (K_v + \eta K_r)]^{-1}, \]

\[ T_{V_{\text{ref}} V_{\text{ref}}} = [D'\tilde{G}_c G_v (K_v + \eta K_r)], \text{ and } \]

\[ T_{i_{\text{ref}} V_{\text{ref}}} = D'\tilde{G}_c K_v S. \]

\[ \text{Note that } S + T_{V_{\text{ref}} V_{\text{ref}}} + T_{i_{\text{ref}} V_{\text{ref}}} = 1, \text{ where DC-gains of the above} \]

\[ \text{closed-loop transfer functions are given by:} \]

\[ |T_{V_{\text{ref}} V_{\text{ref}}}(j\omega)| = 1, \]

\[ |(G_v T_{i_{\text{ref}} V_{\text{ref}}})(j\omega)| = \frac{|K_v(j\omega)|}{|K_v(j\omega) + \eta K_r(j\omega)|}; \]

\[ \text{and} \]

\[ |(G_v S)(j\omega)| = \frac{1}{D'(|K_v(j\omega) + \eta K_r(j\omega)|)}. \]

\[ \text{If the load current, } i_{\text{load}}, \text{ is measured and } i_{\text{ref}} \text{ is set to} \]

\[ i_{\text{load}}, \text{then it follows from (6) that in steady-state } V \approx V_{\text{ref}}, \text{ the} \]

\[ \text{gain of sensitivity transfer function } G_v S \text{ at DC is made small. However in the absence of load} \]

\[ \text{current measurement, and assuming that at DC, the} \]

\[ \text{controller is synthesized to ensure } G_v S \text{ is small, the} \]

\[ \text{steady-state DC-link voltage is given by:} \]

\[ V \approx V_{\text{ref}} + \frac{|K_v(j\omega)|}{|K_v(j\omega) + \eta K_r(j\omega)|} (i_{\text{ref}} - i_{\text{load}}). \]

\[ \text{Thus in the unmatched case } (i_{\text{ref}} \neq i_{\text{load}}), \text{ the output} \]

\[ \text{voltage droops by an amount proportional to the mis-

\[ \text{match } (i_{\text{ref}} - i_{\text{load}}) \text{ and the droop-gain.} \]

\[ \text{The outer-controllers } K_v \text{ and } K_r \text{ are designed through a} \]

\[ \text{model-based multi-objective optimization problem. In} \]

\[ \text{formulating this problem, we first choose the output} \]

\[ \text{variables } z_1, z_2, z_3, z_4 \text{ defined as:} \]

\[ z_1, z_2, z_3, z_4 \text{ are design} \]

\[ \text{variables } W_{1} \text{ and } W_{2} \text{ are chosen to be large in the} \]

\[ \text{frequency range } \{0, \omega_{BW}\} \text{ to ensure tracking errors, } \]

\[ e_1 = V_{\text{ref}} - V, \text{ and } e_2 = i_{\text{ref}} + \eta e_1 - D'\tilde{G}_c, \text{ in this frequency} \]

\[ \text{range to be small.} \]

\[ \text{The optimization problem of interest is to find stabilizing outer-controllers } [K_v, K_r]^T \text{ such that the} \]

\[ H_{\infty}-\text{norm of the closed-loop transfer function, } T_{w z}, \text{ from} \]

\[ w \text{ using the optimization problem is:} \]

\[ \begin{align*}
\text{argmin} \| T_{w z} \|_{\infty}, \\
K_v, K_r \in K
\end{align*} \]

\[ \text{where } K \text{ is a set of all proper-stabilizing controllers. Weights } W_{1}(j\omega) \text{ and } W_{2}(j\omega) \text{ are chosen to be large in the} \]

\[ \text{frequency range } \{|0, \omega_{BW}\} \text{ to ensure tracking errors, } \]

\[ e_1 = V_{\text{ref}} - V, \text{ and } e_2 = i_{\text{ref}} + \eta e_1 - D'\tilde{G}_c, \text{ in this frequency} \]

\[ \text{range to be small. The design of weight function } W_{3}(j\omega) \text{ entails} \]

\[ \text{ensuring the control effort lies within saturation} \]

\[ \text{limits. The weight function } W_{4}(j\omega) \text{ is designed as a high-pass} \]

\[ \text{filter to ensure that the transfer function from } i_{\text{load}} \]

\[ \text{to } V \text{ is small at high frequencies, which mitigates effects of} \]

\[ \text{measurement noise. The optimization problem (9) can be} \]

\[ \text{solved efficiently using standard routines [22].} \]

\[ B. \text{Extension to Multi-Converter System} \]

In typical architectures, analysis and control synthesis for a parallel network of DC-DC converters is complex,
across the modules; accordingly we impose that all the observation that the control design for voltage-regulation network is still viable in terms of voltage regulation and the structural constraints that we have assumed, the is robust to perturbations in the assumed structure; for equivalent system. We further show that this architecture design for multi-converter system tenable since it re-
of an equivalent single converter problem described in both these problems reduce to analyzing and design each module comprises a power source along with its modular controller framework, where we impose struc-
Fig. 4: A multiple-converter system with shaped inner plants \( \hat{G}_c \). In the proposed implementation, we adopt the same outer controller for different converters, that is, \( K_{v1} = K_{v2} = \ldots = K_{vn} = \frac{1}{m} K_v \) and \( K_{r1} = K_{r2} = \ldots = K_{rn} = K_r \).

and optimal control design becomes untenable even for a moderate number of converters since the complexity scales with the number of converters. We propose a modular controller framework, where we impose structure both within each module and across modules. Here each module comprises a power source along with its DC-DC converter and the corresponding control system (see Fig. 4). This structure significantly simplifies the analysis and synthesis problems for the DC microgrid; both these problems reduce to analyzing and design of an equivalent single converter problem described in Section III-A. This architecture makes optimal control design for multi-converter system tenable since it requires solving the optimization problem only for the equivalent system. We further show that this architecture is robust to perturbations in the assumed structure; for instance if a new module is added that does not follow the structural constraints that we have assumed, the network is still viable in terms of voltage regulation and power sharing between the older sources.

The inter-modular structure is motivated from the observation that the control design for voltage-regulation and reference-current tracking objectives are similar across the modules; accordingly we impose that all the outer-controllers are identical, that is, \( K_{v1} = K_{v2} = \ldots = K_{vn} = \frac{1}{m} K_v \) and \( K_{r1} = K_{r2} = \ldots = K_{rn} = K_r \) for \( 1 \leq i, j \leq m \) (see Fig. 4). In order to allow for droop-controlled voltage, the signal \( \gamma_k (\text{ref} + \eta (V_{\text{ref}} - V)) \) is fed to the \( k^{th} \) outer controller \( K_{ri} \). The choice of \( \gamma_k \) dictates the power sharing requirements on the \( k^{th} \) converter, and since it appears as a reference signal input to the controller, it can be time-varying. We show in Theorem 1 that the proposed implementation distributes the output power nearly in the proportion \( \gamma_1 : \gamma_2 : \ldots : \gamma_m \).

The inner-controllers \( K_{ik} \) are chosen such that the inner-shaped plants from \( \hat{u}_k \) to \( i_{ik} \) are identical across \( k \) and are given by

\[
\hat{G}_{c,\text{nom}}(s) = \left( \frac{\hat{\omega}}{s + \hat{\omega}} \right) \left( \frac{s^2 + 2\xi_{1,\text{nom}}\omega_0 s + \omega_0^2}{s^2 + 2\xi_{2,\text{nom}}\omega_0 s + \omega_0^2} \right),
\]

where the ratio \( \xi_{1,\text{nom}} / \xi_{2,\text{nom}} \) determines the trade-off of 120Hz ripple between the total output current \( D_i L \) and the capacitor current \( i_C \). For given values of \( \xi_{1,\text{nom}}, \xi_{2,\text{nom}} \) and inductance \( L_r \), explicit design of \( K_{ik} \) exists and is given by (4). We further impose that outer-controllers \( K_{v1} = K_v/m \) and \( K_{r1} = K_r \) for all \( k \).

In particular, by our choice of inner and outer controllers, the transfer functions from external references \( v_{\text{ref}}, i_{\text{ref}}, i_{\text{load}} \) to the desired output voltage \( V \) are identical for all converters. Hence the entire network of parallel converters can be analyzed in the context of an equivalent single converter system. Therefore, \( \{K_{v1}\} \) and \( \{K_{r1}\} \) can be computed by solving \( \mathcal{H}_\infty \)-optimization problem (as described in Sec. III-A2) similar to the single converter case. These design specifications are made precise in the following theorem.

The system representation in Fig. 3 is considered equivalent to that in Fig. 4, when the transfer functions from the reference voltage \( v_{\text{ref}}, \) reference current \( i_{\text{ref}}, \) load current \( i_{\text{load}} \) to the DC-link voltage \( V \) in Fig. 3 are identical to the corresponding transfer functions in Fig. 4.

**Theorem 1:** Consider the single-converter system in Fig. 3 with inner-shaped plant \( \hat{G}_{c,\text{nom}}(s) \) given by (10), outer controllers \( K_v, K_r, \) droop-coefficient \( \eta \), and external references \( v_{\text{ref}}, i_{\text{load}}, i_{\text{ref}} \) and the multi-converter system described in Fig. 4 with inner-shaped plants \( \hat{G}_{c,\text{nom}}(s) \) and outer controllers \( \{K_{v1} = \frac{1}{m} K_v\} \) and \( \{K_{r1} = K_r\} \) for all \( k = 1, \ldots, m \), droop-coefficient \( \eta \), and same external references \( v_{\text{ref}}, i_{\text{load}} \) and reference current \( i_{\text{ref}} \) prescaled by time-varying scalars \( \{\gamma_k > 0\} \) for \( 1 \leq k \leq m \). The following assertions hold:

1. **[System Equivalence]:** If \( \sum_{k=1}^m \gamma_k = 1 \), then the system representation in Fig. 3 is equivalent to the system representation in Fig. 4.

2. **[Power Sharing]:** For any two converters \( k \) and \( l \) in \( \{1, \ldots, m\} \) in a multi-converter system shown in Fig. 4, the difference in the corresponding steady-state scaled output currents is given by:

\[
\left| \frac{D_i u_k(j\omega)}{i_{\text{ref}}} - \frac{D_i u_l(j\omega)}{i_{\text{ref}}} \right| \leq \left( \eta |T_1(j\omega)| + \frac{1}{m} \right) \left| \frac{T_2(j\omega)}{T_2(j\omega)} \right| |e_1(j\omega)|,
\]

where \( S_1 := [(1 + D'\hat{G}_{c,\text{nom}} K_v)^{-1}, \tilde{T}_1 := D'\hat{G}_{c,\text{nom}} K_v S_1 \), and \( \tilde{T}_2 := D'\hat{G}_{c,\text{nom}} K_v T_1 S_1 / m \). Furthermore, the steady-state tracking error \( e_1 \triangleq v_{\text{ref}} - V \) in DC-link voltage satisfies in the centralized case, where, \( i_{\text{ref}} = i_{\text{load}} \):

\[
|e_1(j\omega)| \leq \frac{1}{D'(K_v(j\omega) + \eta K_r(j\omega))} |i_{\text{ref}}(j\omega)|,
\]

while in the decentralized case:

\[
|e_1(j\omega)| \leq \frac{|K_r(j\omega)||i_{\text{ref}}(j\omega)| + (D'(K_v(j\omega) + 1)|i_{\text{load}}(j\omega)|)}{D'(K_v(j\omega) + \eta K_r(j\omega))}.
\]

Proof: See Appendix for details.

**Remark 1:** If the steady-state tracking error in DC-link voltage is zero, (that is, \( |e_1(j\omega)| = 0 \)) then from (11), we have perfect output power sharing given by \( D_i u_k(j\omega) = \ldots : D_i u_m(j\omega) = \gamma_1 : \ldots : \gamma_m \). In practice
the tracking error $e_t$ is not exactly zero, however, the tracking error is made practically insignificant through an appropriate choice of controllers $K_v, K_r$ with large gains at DC which result from the $H_\infty$ optimization problem in (9). Moreover, the design of the controllers is such that $|K_v(j\omega)| < |K_r(j\omega)|$ resulting in $|\tilde{T}_1(j\omega)| \leq 1$ and $|\tilde{T}_2(j\omega)| \leq 1$.

**Remark 2:** From (11), it is evident that for near equal sharing, that is, $\gamma_k \approx \gamma_l$ for all $k, l \in \{1, \ldots, m\}$, the second term on the RHS in (11) is $\approx 0$, thereby resulting in a tighter bound on sharing performance.

**Remark 3:** The architecture proposed in Fig. 4 also allows for proportional sharing of 120 Hz ripple current among DC sources in a desired ratio. For instance, constraints on the power sources may require that 120 Hz ripple component in the net output current $\sum_k i_k$ must be shared in some specified proportion $\beta_1 : \cdots : \beta_k$. This can be addressed by adjusting reference current $i_{\text{ref}}$ command to $k$th converter as $i_{\text{ref}_k} = i_{\text{ref}} + (\beta_k/\gamma_k)i_{\text{ref,120}}$ where $i_{\text{ref,120}}$ represents the desired 120 Hz ripple content in total output current.

**Remark 4:** The droop-like coefficient $\eta$ controls the trade-off between voltage regulation and power sharing. This is evident from (11)-(13). A sufficiently large value of $\eta$ ensures small steady-state error in voltage regulation, however, at the expense of loose upper bound on power sharing performance reflected through (11).

**Remark 5:** The proposed control design is also applicable to a mix of converter topologies connected in parallel. This is possible due to identical structure (described in Section II) of different converter models that can be exploited to design identical inner closed-loop plant transfer function $\tilde{G}_c(s)$, and therefore also identical outer-controllers.

**IV. SIMULATION RESULTS**

In this section, we demonstrate the effectiveness of the proposed approach through simulated case studies. All test cases are simulated in MATLAB/Simulink [22] using SimPower/SimElectronics library. Here, we consider the setup shown in Fig. 5. In order to illustrate the robustness of the proposed approach, the control design assumes nominal (or equivalent single converter) inductance, capacitance and steady-state complementary duty-cycle given by $L = 0.12m\Omega$, $C = 500\mu F$ and $D' = V_S/\gamma_{\text{ref}} = 0.5$, whereas the simulated system has non-identical inductances and steady-state complementary duty-cycles. The mismatch (or uncertainty) in $L$ and $C$ parameters is large ($\sim 20\%$). The design parameters for the inner-controller $K_c$ are: damping factors $\zeta_1 = 0.7$, $\zeta_2 = 2.2$, and bandwidth $\omega = 2\pi3000\text{rad/s}$. The outer controllers $K_p$ and $K_r$ are obtained by solving the stacked $H_\infty$ optimization problem (see Eq. (9)) [11] using appropriate weighting functions.

**Results:** The controllers derived for the nominal single converter system are used to derive controller parameters for a parallel multi-converter system as described in Sec. III-B (by setting for each converter $K_{vi} = \frac{1}{m}K_v$ and $K_{ri} = K_r$ for all $k = 1, \ldots, m$). Fig. 6a and Fig. 6c show the voltage regulation at the DC-link to the reference $V_{\text{ref}} = 250V$ for the centralized ($i_{\text{load}}$ measurement available) and decentralized implementations. The DC-link load changes by $4kW$ every second ($3kW$ to $7kW$, and $7kW$ to $3kW$). The reference current is considered as $i_{\text{ref}} = 5kW/250V = 20A$. Fig. 6b and Fig. 6d present the results for time-varying sharing. The sources are initially required to provide power in equal proportion, followed by a proportion of $5 : 2 : 3$ from $i = 2s$ onwards. For ease of illustration, the scaled output currents $D'\tilde{i}_l/\gamma$ are plotted. Overlapping values of scaled currents depict excellent sharing performance.

**Comparison to conventional droop-control scheme:** In order to highlight the significance of the proposed approach for excellence in voltage tracking and power sharing, we
simulate the microgrid setup in Fig. 5 using conventional droop-based control scheme. In particular, we use the inner-outer control architecture with PI compensators for both inner as well as outer loops and a droop-law on the outer-voltage loop. The PI compensators and droop gains are appropriately tuned to achieve desirable voltage regulation and power sharing performance.

Fig. 7 shows the performance of droop-based design for the the simulation setup shown in Fig. 8. While in the centralized implementation (load current is known) in Figs. 7a and 7b the droop-based design results in similar tracking and power sharing performance as indicated in Figs. 6a and 6b where the control design proposed in this manuscript is implemented; however, results for decentralized implementation of droop scheme in Figs. 7c and 7d are quite unsatisfactory. Here, variations in output voltage are large due to periodic change in output load at the DC-link where the difference between the maximum and minimum output voltages during the course of simulation is almost 60V. On the other hand, the control design proposed here results in excellent voltage tracking performance even for the decentralized implementation (see Fig. 6c).

We further evaluate the performance of droop controller for scenarios that capture interfacing DC-side with complex AC loads (see Figs. 7e and 7f). Compared to voltage tracking in Fig. 6e using the proposed approach, the droop-based scheme is sluggish and result in poor steady-state behavior. This is expected since as the proposed scheme incorporates the bandwidth requirements on voltage tracking through an optimization framework described in (9), where high-bandwidth (faster response) is encoded through appropriate choice of weighting transfer functions. Moreover, the sharing performance for the droop-based scheme is unsatisfactory in Fig. 7f when compared to its counterpart in Fig. 6f. The results also signify the necessity of an inner-outer control architecture over a single-loop design. Through an appropriate choice of inner-loop controller in the proposed design (see (4)), the ripple in inductor currents are traded-off for ripple in DC-link voltage in Fig. 6e. On the other hand, while designing the droop-based controllers, we restrict ourselves to conventional PI controllers where such trade-off are not easily handled. Thus a separate inner-outer control design allows for greater flexibility and desirable decoupling behavior between voltage and current tracking.

V. EXPERIMENTAL VALIDATION

To verify the effectiveness of the proposed approach, a test rig with three parallel operated DC sources and a parallel PV simulator PVS60085MR is built (see Fig. 8). It is desired to regulate the DC-link voltage to $V_{ref} = 60V$. 

Fig. 6: Simulation results representing centralized control implementation - (a) and (b); decentralized control implementation - (c) and (d); handling of complex AC loads - (e) and (f).

Fig. 7: Simulation results for droop-based control design representing centralized control implementation - (a) and (b); decentralized control implementation - (c) and (d); handling of complex AC loads - (e) and (f). Compared to the proposed implementation, the droop-based design is sluggish and has considerably poor steady-state voltage tracking behavior in all the scenarios.
The loading conditions are not communicated to the power profile complementary to compensate for the PV disturbance, that is, they exhibit power sources. Fig. 9e shows that DC sources adequately varying uncertain load at the DC-link for the rest of the disturbances since PV current can be viewed as time of PV also tests the robustness of the system to load changes as high as 100%. Figures 9b and 9d illustrate respectively in ratios 1 : 1 : 1 and 2 : 1 : 1, irrespective 9c show that power from the DC sources get distributed constant of the load at the DC-link; even when there are load uncertainty in power generation, that is, a PV source un-

System Performance: The controllers for a nominal single-converter system are designed using the multi-objective robust optimal control framework described in Sec. III-A and is extended to a three-converter system using the methodology described in Sec. III-B. The details of weighting transfer functions and the resulting controller transfer functions are provided in the Appendix. In order to analyze robustness to modeling uncertainties, a 50% uncertainty in capacitance is considered. For brevity, case studies pertaining only to more challenging decentralized scenario are reported; where total load current $i_{\text{load}}$ is unknown and there is no communication among the controllers. Furthermore, PV is regarded as a current source and injects power directly at the DC-link, as described in Sec. IV. Since, the load current is unknown, constant $i_{\text{ref}} = 2\text{A}$ is used.

Case A: Power sharing when PV is off: Figures 9a and 9c show that power from the DC sources get distributed respectively in ratios 1 : 1 : 1 and 2 : 1 : 1, irrespective of the load at the DC-link; even when there are load changes as high as 100%. Figures 9b and 9d illustrate excellent DC-link voltage regulation at $V_{\text{ref}} = 60\text{V}$ in absence of communication between controllers about load. The regulation error is within 1V even when load is changed by 100%.

Case B: Power sharing with PV on: We now evaluate the performance of our control design under additional uncertainty in power generation, that is, a PV source under simulated noisy ramp irradiance profile is connected at the DC-link. The converter controllers to generic DC-sources are agnostic to PV output. The inclusion of PV also tests the robustness of the system to load disturbances since PV current can be viewed as time varying uncertain load at the DC-link for the rest of the power sources. Fig. 9e shows that DC sources adequately compensate for the PV disturbance, that is, they exhibit power profile complementary to PV profile, even though the loading conditions are not communicated to the controllers; also DC-link voltage is well regulated (see Fig 9f).

Case C: Resilient to unforeseen failure in power generation in an agnostic setup: Robust performance of the networked system is now evaluated for the scenario when one of the generic DC sources is abruptly turned OFF (mimicking a power source failure in a network). Furthermore, this information is not communicated to the network. If this information were communicated, our architecture, which is shared equally by the active sources. However, even without this communication and edits, Fig. 9g shows that as the DC-source #2 is abruptly turned OFF, the net power output from other DC sources auto-adjusts to lose in power generation from DC-source #2, and ensures DC-link voltage regulation (Fig. 9h) and equal power sharing (Fig. 9g). Furthermore, at $t = 4.3s$, load $R_2$ is shed, while DC-source #2 is still inactive. Despite the generation and load uncertainties, DC-link voltage is maintained within the viable limits and the load power is shared equally by the active sources.

**APPENDIX**

A. Proof of System Equivalence

Proof: The system equivalence results directly from choice of the control architecture. For the single converter system in Fig. 3 with inner-shaped plant $\hat{G}_{c}(s) = \hat{G}_{c,nom}(s)$, the mismatch $e_2$ in the current signal (input signal to controller $K_r$) is given by

$$e_2 = i_{\text{ref}} + (\eta - D'\hat{G}_{c,nom})e_1 - D'\hat{G}_{c,nom}K_re_2.$$

(14)

For the networked system in Fig. 4, the error in the DC-link voltage regulation is given by $e_1^{(k)} = V_{\text{ref}} - V \triangleq e_1$. If we denote the total mismatch in current signal by $e_2$, that is, $e_2 = \sum_{k=1}^{m} e_2^{(k)}$, then from Fig. 4,

$$\sum_{k=1}^{m} e_2^{(k)} = \sum_{k=1}^{m} \gamma_k[i_{\text{ref}} + \eta e_1] - D'\hat{G}_{c,nom}(K_re_1 - Kr\sum_{k=1}^{m} e_2^{(k)}) e_2.$$

(15)

Since $\sum_k \gamma_k = 1$, the above equation reduces to (14). Thus, the transfer function from exogenous signals to current mismatch is identical for the two systems. Similarly, the tracking error in DC-link voltage regulation for the two systems is given by $V_{\text{ref}} - V$. Finally, the multi-converter system, the voltage at the DC-link is derived as $V = G_{c_v}(-i_{\text{load}} + D'\hat{G}_{c,nom}(K_re_1 + K_re_2))$, which is again identical to (5) for single-converter system. Moreover, since the expressions for error signals $e_1$ and $e_2$ in terms of exogenous signals $V_{\text{ref}}, i_{\text{ref}}$ and $i_{\text{load}}$ are identical for the two systems, the expressions for DC-link voltage $V$ have identical forms for the two systems. This establishes the required equivalence between the two systems. ■
Fig. 9: Experimental results demonstrating effectiveness of the proposed control design under perfectly decentralized implementation for several test scenarios: 1:1:1 sharing (PV off) - (a) and (b); 2:1:1 sharing (PV off) - (c) and (d); 1:1:1 sharing (PV on) - (e) and (f); Equal sharing in presence of abrupt failure in power generation - (g) and (h). Colors blue, red, green and purple indicate power outputs of DC sources 1, 2, 3 and PV emulator, respectively.

Fig. 10: Magnitude and phase responses of (a) controller transfer functions $K_v$ and $K_r$, (b) sensitivity and complementary sensitivity transfer functions.

B. Proof of Power Sharing

Proof: Using (15), the mismatch in the current signal for $k$th converter is given by $e^{(k)}_2 = \gamma_k \hat{S}_{t,\text{ref}} + (\gamma_k \eta - \frac{D'}{m} \hat{G}_{c,\text{nom}} K_v) \hat{S}_1 e^{(k)}_1$. From Fig. 4, the output current $i_k = D'_{k} i_k$ for the $k$th converter is given by $i_k = D' \hat{G}_{c,\text{nom}} \frac{1}{m} K_v e_1 + K_r e^{(k)}_2$. Therefore,

$$\frac{|i_k(j\omega) - i_2(j\omega)|}{\gamma_k} \leq \left( \eta |T_1(j\omega)| + \left| \frac{1}{\gamma_k} - \frac{1}{\gamma_l} \right| |T_2(j\omega)| \right) |e_1(j\omega)|$$

The expressions for the bounds on the tracking error for the two scenarios is directly obtained from (6) and the system equivalence described earlier.

C. Weighting Functions and Controller Parameters

The weighting transfer functions $W_1, W_2, W_3$ and $W_4$ are chosen to reflect design and performance specifications. In our experiments, we have considered the following weighting transfer functions:

$$W_1 = 0.4167 \left( \frac{s + 452.4}{s + 1.885} \right), \quad W_2 = 0.4167 \left( \frac{s + 1206}{s + 5.027} \right),$$

$$W_3 = 0.04, \quad W_4 = 37.037 \left( \frac{s + 314.2}{s + 3.142 \times 10^4} \right).$$

Weight $W_1$ is chosen to be large in the frequency range [0, 30]Hz so that the sensitivity transfer function corresponding to error in voltage tracking is small in that frequency. Note that from (5), the error in voltage tracking is given by:

$$e_1 := V_{\text{ref}} - V = \left( 1 - T_{\text{ref}} V \right) V_{\text{ref}} - G_v T_{v,\text{ref}} V (i_{\text{ref}} - i_{\text{load}}) + G_v S_{i,\text{load}}.$$
One of the objectives of the optimal control problem in (9) is to minimize the norm of weighted error sensitivity transfer function $W_1 S_{velV}$. Since $W_1$ is shaped as a low-pass filter, which gives high weight at low frequencies and relatively low-weights at high frequencies, the optimal solution is such that $S_{velV}$ is small at low frequencies. A small value of the sensitivity transfer function $S_{velV}$ translates to a small error in voltage tracking from above equation. Similarly, $W_2$ is chosen to be large in the frequency range $[0, 80]$ Hz so that the transfer function from mismatch between the sourced output current and the reference current to the regulation error $e_1$ is small. Note that the bandwidth of $W_2$ is to be larger than the bandwidth of $W_1$, primarily to allow for faster dynamics in the inner current loop since change in capacitor voltage occurs at a relatively slower timescale than a sudden change in the loading conditions. By satisfying this condition, the reference value of the inner loop which is the output of the outer controller can be considered relatively constant (see Fig. 3). $W_3$ is chosen to be constant and is designed to make the control effort lie within the limits at all frequencies. Finally, $W_4$ is designed as a high-pass filter to ensure that the transfer function from $\tau_{load}$ to $V$ is small at high-frequencies, which mitigates effects of high-frequency measurement noise. The corresponding outer controllers $K_o$ and $K_r$ are obtained by solving a multi-objective $H_\infty$-optimization problem in (9). The controller orders are then reduced using balanced truncation [12] for efficient implementation:

$$K_o = 0.69 \frac{(s + 4.42e10)(s + 167)(s^2 + 3930s + 1.75e10)}{(s + 4891)(s + 719.2)(s^2 + 7.21e4s + 2.51e7)}$$

$$K_r = -0.12 \frac{(s - 4.56 \times 10^4)(s + 1.12 \times 10^4)}{(s + 4.64 \times 10^5)(s + 4.96)} \times \frac{(s + 355.7)(s + 248.9)}{(s^2 + 714.9s + 2.66 \times 10^5)}$$

Fig. 10 shows the bode plots of the sensitivity and complementary sensitivity transfer functions described in (6). The DC-gains for these transfer functions are:

$$\left| G_o(s) j(0) \right| = 0.0182, \quad \left| T_{velV}(j0) \right| = 1, \quad \left| T_{velV}(j0) \right| = 0.$$ As a consequence, we achieve the desired control objectives of $\left| T_{velV}(j0) \right| = 1$ and $\left| G_o(s) j(0) \right| \approx 0$. The resulting droop gain $\kappa(\eta)$ is evaluated to be 0.7822.

REFERENCES


Mayank Baranwal Mayank Baranwal is a final year PhD student in the Department of Mechanical Science and Engineering at the University of Illinois at Urbana-Champaign (UIUC). He obtained his Bachelors in Mechanical Engineering in 2011 from Indian Institute of Technology, Kanpur, and MS in Mechanical Science and Engineering in Summer 2014 and MS in Mathematics in Spring 2015, both from UIUC. He works on topics related to control of power electronic systems and microgrids; and on analysis of metaheuristic clustering techniques with applications to some real world problems, such as grid reduction, and pick-up and delivery problem with time-windows.

Alireza Askarian Alireza Askarian is a PhD student in the Department of Mechanical Science and Engineering at the University of Illinois, Urbana-Champaign. He obtained his B.Sc. degree in Mechanical Engineering from Sharif University of Technology in Tehran, Iran. He is working on developing novel microgrid control architecture to meet the challenges to grid system reliability, efficiency, and resiliency presented by widespread distributed and stochastic renewable power generation. His long-term goal lies in adoption of key technologies developed by this research for grid system of future. He is a student member of the IEEE.

Srinivasa M. Salapaka Professor Srinivasa Salapaka received the B.Tech degree in mechanical engineering from the Indian Institute of Technology, Chennai, in 1995 and the MS and PhD degrees in mechanical engineering from the University of California, Santa Barbara, in 1997 and 2002, respectively. From 2002 to 2004, he was a postdoctoral associate in the Laboratory for Information and Decision Systems, Massachusetts Institute of Technology, Cambridge. Since 2004, he has been a faculty member in the Mechanical Science and Engineering Department, University of Illinois, Urbana-Champaign. His areas of current research interest include controls for nanotechnology, combinatorial resource allocation, and numerical analysis. He received the National Science Foundation CAREER Award in 2005. He is a member of the IEEE.

Murti V. Salapaka Professor Murti Salapaka obtained his Bachelors degree in Mechanical Engineering from Indian Institute of Technology, Madras in 1991. He obtained his Masters and PhD degrees from University of California, Santa Barbara in the years 1993 and 1997 respectively. He was at Electrical Engineering department at Iowa State University from 1997-2007. He is currently the Vincentine Hermes-Luh Chair professor in the Electrical and Computer Engineering Department at University of Minnesota at Minneapolis. He is a recipient of the NSF CAREER Award and the ISU - Young Engineering Faculty Research Award for the years 1998 and 2001, respectively. He is a member of the IEEE.